

Semantics, languages and algorithms for multicore programming

Albert Cohen

Luc Maranget



Francesco Zappa Nardelli



Vote: topics for my next lecture

- 1. The lwarx and stwcx Power instructions 3
- 2. Hunting compiler concurrency bugs 5
- 3. Operational and axiomatic formalisation of x86-TSO 4
- 4. Fence optimisations for x86-TSO 2
- 5. The Java memory model
- 6. The C11/C++11 memory model
- 7. Static and dynamic techniques for data-race detection 11
- 8. The Linux memory model (?!) 6



5

9



1. The C++11 memory model

a good example of an axiomatic memory model



The C++11 memory model

1300 page prose specification defined by the ISO.

The design is a detailed compromise: hardware/compiler implementability useful abstractions broad spectrum of programmers

Welcome to the official home of



2011-09-15: standards | projects | papers | mailings | internals | meetings | contacts

News 2011-09-11: The new C++ standard - C++11 - is published!

The syntactic divide

```
// for regular programmers:
atomic_int x = 0;
x.store(1);
y = x.load();
```

// for experts:

```
x.store(2, memory_order);
y = x.load(memory_order);
atomic_thread_fence(memory_order);
```

where *memory* order is one of the following:

mo_	_seq_	cst	mo_	release	mo_	_acquire
mo_	_acq_	rel	mo_	consume	mo	relaxed

How may a program execute?

Two layer semantics:

1) a denotational semantics processes programs, identifying memory actions, and constructs candidate executions (*Eopsem*);

$\mathsf{P} \longrightarrow \mathsf{E}_1, \ldots, \mathsf{E}_n$

2) an axiomatic memory model judges *E*opsem paired with a memory ordering *X*witness

 $E_i \longrightarrow X_{i1}, \dots, X_{im}$

3) searches the consistent executions for races and uncostrained reads

is there an X_{ij} with a race?

Relations

An *E*_{opsem} part containing:

- *sb* sequenced before, program order
- asw additional synchronizes with, inter-thread ordering

An X_{witness} part containing:

- *rf* relates a write to any reads that take its value
- sc a total order over mo_seq_cst and mutex actions
- mo modification order, per location total order of writes

From these, compute synchronise-with (sw) and happens-before (hb).

We ignore *consume* atomics, which enables us to live in a simplified model. Full details in Batty et al., POPL 11.


Formally

```
cpp memory model opsem (p : program) =
let pre executions =
  {(Eopsem, Xwitness). Opsem p Eopsem \wedge
     consistent execution (Eopsem, Xwitness) }
in
if \exists X \in \text{pre executions.}
    (indeterminate reads X = {}) V
    (unsequenced races X = \{\}) \vee
    (data races X = \{\})
then None
else Some pre executions
```

A single-threaded example

1. sequenced before (sb) - given by opsem

int main() {
 int x = 2;
 int y = 0;
 y = (x==x);
 return 0;
}




A single-threaded example


1. sequenced before (sb) - given by opsem Wx=22. read-from (rf) - part of the witness sb int main() { rf Wν rf int x = 2;int y = 0; sb sb y = (x = x);return 0; Rx=2Rx=2} sb sb

 $W_{y=1}$

A single-threaded ex. with undefined behaviour




A simple concurrent program



Locks and unlocks

int x, r;	
mutex m;	
<pre>m.lock();</pre>	<pre>m.lock(); r = x;</pre>
$\mathbf{x} = \ldots$	r = x;
<pre>m.unlock();</pre>	


1. the operational semantics defines the sb arrows



Locks and unlocks

int x, r;	
mutex m;	
m.lock();	<pre>m.lock(); r = x;</pre>
x =	r = x;
<pre>m.unlock();</pre>	


- 1. the operational semantics defines the sb arrows
- 2. guess an sc order on Unlock/Lock actions (part of the witness)



Locks and unlocks


int x, r;	
mutex m;	
<pre>m.lock();</pre>	<pre>m.lock(); r = x;</pre>
$\mathbf{x} = \ldots$	r = x;
<pre>m.unlock();</pre>	

- 1. the operational semantics defines the sb arrows
- 2. guess an sc order on Unlock/Lock actions (part of the witness)
- 3. the sc order is included in the syncronised-with relation



Locks and unk	CKS <u>simple-happens-before</u> =
int x, r; mutex m;	$(\xrightarrow{sequenced-before} \cup \xrightarrow{synchronizes-with})^+$
<pre>m.lock(); x = m.unlock();</pre>	<pre>m.lock(); r = x;</pre>


- 1. the operational semantics defines the sb arrows
- 2. guess an sc order on Unlock/Lock actions (part of the witness)
- 3. the sc order is included in the syncronised-with relation
- 4. which in turn defines the happens-before relation...




Happens before

The happens before relation is key to the model:


- non-atomic loads read the most recent write in happens before. (This is unique in DRF programs)
- 2. the story is more complex for atomics, as we shall see.
- 3. data races are defined as an absence of happens before between conflicting actions.



A data race



A data race




Data race definition

let data_races actions
$$hb =$$

{ (a, b) | $\forall a \in actions b \in actions$ |
 $\neg (a = b) \land$
same_location $a b \land$
(is_write $a \lor is_write b) \land$
 $\neg (same_thread a b) \land$
 $\neg (is_atomic_action a \land is_atomic_action b) \land$
 $\neg ((a, b) \in hb \lor (b, a) \in hb)$ }


Programs with a data race have undefined behaviour (DRF model).

Simple concurrency: Dekker's example and SC



Why is this behaviour forbidden?

Simple concurrency, Dekker's example and SC



The sc relation must define a total order over unlocks/locks and seq_cst accesses... sc is included in hb, an rf must respect hb.


Expert concurrency: the release-acquire idiom

// sender

```
x = ...
y.store(1, release);
```

```
// receiver
while (0 == y.load(acquire));
r = x;
```

Here we have an **rf** arrow beetwen a pair of release/acquire accesses.



Expert concurrency: the release-acquire idiom


// sender

```
x = ...
y.store(1, release);
```


```
// receiver
while (0 == y.load(acquire));
r = x;
```

Here we have an **rf** arrow beetwen a pair of release/acquire accesses.

The **rf** arrow beetwen release/acquire accesses induces an **sw** arrow between those accesses.




Expert concurrency: the release-acquire idiom




Relaxed writes






No data-races, no synchronisation cost, but weakly ordered.

Relaxed writes, ctd.





Again, no data-races, no synchronisation cost, but weakly ordered (IRIW).


// sender	// receiver
x =	<pre>while (0 == y.load(acquire));</pre>
<pre>y.store(1, release);</pre>	r = x;

```
// sender
x = ...
y.store(1, release);
// receiver
while (0 == y.load(relaxed));
fence(acquire);
r = x;
```

```
// sender
x = ...
y.store(1, release);
```

// receiver
while (0 == y.load(relaxed));
fence(acquire);
r = x;

Here we have an **rf** arrow beetwen a release write and a relaxed write.




```
// sender
x = ...
y.store(1, release);
```

// receiver
while (0 == y.load(relaxed));
fence(acquire);
r = x;

Here we have an **rf** arrow beetwen a release write and a relaxed write.

The acquire fence follows the sb/rf relations looking for the corresponding release write, adding a sw arrow.




// sender
x = ...
y.store(1, release);

// receiver
while (0 == y.load(relaxed));
fence(acquire);
r = x;


Here we have an **rf** arrow beetwen a release write and a relaxed write.

The acquire fence follows the sb/rf relations looking for the corresponding release write, adding a sw arrow.

Happens-before follows as usual...




Modification order




Modification order is a total order over atomic writes of any memory order.

Coherence and atomic reads

All forbidden:



Idea: atomics cannot read from later writes in happens-before.



Idea: atomics cannot read from later writes in happens-before.

The full model

	is store $a = case a$ of STORE	1	
$a \stackrel{r}{\to} b = (a, b) \in r$]	withitelic_effect_are actions threads location kind sequenced before additional genetronized with data dependency control de
$a r b = (a, b) \in r$	is fence $a = case a of FENCE \dots \rightarrow T \parallel \ \rightarrow F$	rs_chement rs_head = = sume_thread = rs_head V is_utomic_rmw = =	(a) C. Appense before. Ref. (a, b) = ab in visible adds.[micro.ini.edia reguesced before additional-performanced with data-adpendency captores before a b.]
$a r b = (a, b) \in r$	is_lock_or_unlock a = is_lock a V is_unlock a	T chase sequence = λ_{ad} $\xrightarrow{raises} b$ =	visible_requester_of_side_effects_tail = visible_sequence_of_side_effects_tail wave_head b =
$a \stackrel{q}{\not \rightarrow} b = (a, b) \notin r$	is_atomic_action = = is_atomic_load = v is_atomic_store = v is_atomic_rmw =	is_st_storic_location b∧ is_release s_u∧((c.sus loss loss $c \wedge c$
$\xrightarrow{r} = r$	s_atomic_load 3 V is_atomic_store 3 V is_atomic_mw 3	$(b = a_d) \lor$ $(r_{ac} dement a_{ad} b \land a_{ad} \frac{methods or als}{b \land b} \land$ $(\forall c \cdot a_d methods or b < c - methods or als - b - methods or b - b - b - b - b - b - b - b - b - b $	(is a sec_host addresses, a sublished off, c
$a \xrightarrow{c} b \xrightarrow{s} c = a \xrightarrow{c} b \wedge b \xrightarrow{s} c$	is_load_or_store a = is_load a V is_store a	$(\forall c. \mathbf{x}_{wt} \longrightarrow c \longrightarrow b \Longrightarrow$ $\mathbf{x}_{c}(rement \mathbf{x}_{wt} c)))$	myimage $f s = (y, \exists x \in s, (y = f x))$
relation_over $s \ rel = domain \ rel \subseteq s \land range \ rel \subseteq s$	is_read ≥ = is_atomic_load ≥∨is_atomic_rmw ≥∨is_load ≥	release_sequence_set actions through location-kind sequenced-before additional-synchronized-with data-dependency control-dependency modification-order =	$\min_{i \in \mathcal{I}} \max_{i \in \mathcal{I}} i_i - i_i \leq r (k - i + 1)$
$\frac{nl}{ s } = rel \cap (z \times z)$		release_sequence actions threads location-kind sequenced before additional-synchronized-with data-dependency control-dependency modification-order a b)	vibile_sequence.sf_sisie_fets = vibile_sequences_sf_siste_ffets = /(rem.hand, b). (i) if is_is_t_standing_bontion b then
	is_atomic_store a V is_atomic_rmw a V is_store a	$ \begin{array}{l} hypothetical_release_sequence= = \frac{h_{12} a_{12} a$	(vsze.hazi) ∪ visibu,engenescu, di.side, effects, stal vsze,hazi b
$rel _{s} = rel \cap (s \times s)$	is_acquire a = (case memory_order a of	$(b - a) \lor$ (rs_element $a \ge b \land a$ matrixes where $b \land$	eke ())
$\xrightarrow{nl} _{s} = rel \cap (s \times s)$	Some mem_and \rightarrow (mem_and \in	$(\forall c, 2 \xrightarrow{molfication-order} c \xrightarrow{molfication-order} b \implies r_{s,p}$ instants $z \in J()$	visible_sequences_of_side_effects_set actions threads location-kind sequenced before additional-spontonized-with data-dependency control-dependency control-dependenc
$ref _s = ref \cap (s \times s)$	(MO_ACQUIRE, MO_ACQ_REL, MO_SEQ_CST) ∧ (is_read a ∨ is_fence a)) ∨ (* 29.85 states that consume fences are acquire fences. *)	hypothetical_release_sequence_set actions timulus location-kind sequenced-before additional-synchronized-with data-dependency control-dependency modification-order =	
strict_preorder $ord = irreflexive ord \land trans ord$	$((mem_ord = MO_CONSUME) \land is_fence a)$ NONE \rightarrow is_lock a)	hypothetical_release_sequence actions threads location-kind sequenced before additional-synchronized-with data-dependency control-dependency modification-order a b)	consistent_rends.from_manping = consistent_rends.from_mapping = (γ_{1} (γ_{1} (γ_{2} and γ_{2
total_over s ord =	is_consume a =	synchronizes, with $= 2 \xrightarrow{\text{synchronizes with}} b =$	$ (\mathbf{r} \mid \mathbf{a}_{acc}, \mathbf{a}_{acc}, \cdots, \mathbf{b}) $ $ \mathbf{ther} \left(\mathbf{a}_{acc}, \mathbf{a}_{acc}, \cdots, \mathbf{b} \right) $ $ \mathbf{ther} \left(\mathbf{a}_{acc}, \mathbf{a}_{acc}, \mathbf{b} \right) $ $ \mathbf{ther} \left(\mathbf{a}_{acc}, \mathbf{a}_{acc}, \mathbf{b} \right) $
relation over s and \land $(\forall x \in s. \forall y \in s. x \xrightarrow{and} y \lor y \xrightarrow{and} x \lor (x = y))$	is_read a (memory_order a = SOME MO_CONSUME)	(* additional synchronization, from thread create etc *) a additional generation of the state etc *) b ∨	(via $(x_{i} = x - x_{ij})_{ij}$, $(x_{i}, x_{i}, $
<pre>strict_total_order_over s ord =</pre>	is_release a = (case memory_order a of	(same_location ≥ b ∧ ≥ extions ∧ b ∈ actions ∧ ((* - mutex synchronization - *)	(# (= d [*] , vas) ∈ unide sequences of side effects. (b = 0)) then (= d [*] , vas) ∈ unide sequences of side effects. (b '= b) (= (z ∈ uss c = ^d / ₂ b))
strict_brancher_press and = strict_preorder ord / total_over s and	SOME mem.od → mem.od < {Mo_RELEASE, Mo_ACQ_REL, Mo_SEQ_CST} ∧ (is_write ≥ V is_fence =)	$(k_1, mlock a \land k_2, lock b \land a \stackrel{d}{\rightarrow} b) \lor$ (* - relaxe/scquire synchronization - *)	dm - (3z → 4))) ∧
$x \xrightarrow{\text{ord}} post y =$	NONE → is_unlock 2)	() total a plane in the second of the same thread $a \ge b \land$ (i) $a = class a \land i = class a = b \land = same thread a \ge b \land(i) a = a = class = a = c \land i = b \land = c \land$	$(v(r,s) \in \vec{\Delta}, $ $v(r,s) \in \vec{\Delta},$
$pred \ x \land x \xrightarrow{ord} y \land \neg(\exists z. \ pred \ z \land x \xrightarrow{ord} z \xrightarrow{ord} y)$	is_seq_cst $a = (memory_order a = Some Mo_seq_cst)$	(* – fence synchronization – *) (iu.fence » ∧ iu.primes » ∧ iu.jence in ∧ iu.jence in ∧	a human show same_location b ∧ is at atomic location b
$x \xrightarrow{\text{out}} y = x \xrightarrow{\text{out}} y \wedge \neg(\exists x. x \xrightarrow{\text{out}} x \xrightarrow{\text{out}} y)$	location_bind = MUTEX	(∃x. 3y, same-location x y ∧ is atomic_action x ∧ is atomic_action y ∧ is_write x ∧	$ \underset{(a, b) \in \mathcal{M}}{ (a, b) $
well_founded $r = wf r$	NUTEX NOA_ATOMIC ATOMIC	$\begin{array}{c} a & \frac{m_{particel} + k_{particel} + k_{parti$	Vc c ⁴ bA
	actions_respect_location_kinds = actions_respect_location_kinds =	$(i_{A_{i}}$ fance $a \land i_{A_{i}}$ release $a \land$ is atomic_action $b \land i_{A_{i}}$ acquire $b \land$	is jurite $2 \wedge same_j \operatorname{contractions} 2 \phi \wedge i_{S,M_j} \operatorname{dottions} \delta i_{S,M_j} = 0 \wedge i_{S,M_j} \operatorname{dottions} \delta i_{S,M_j} = 0 \wedge i$
type_abbrev action_id : string	$\forall z.$ case location z of SOME $I \rightarrow$	$(\exists x, \text{same Location } x \land \land$	(* new CAW *) $(\pi(z, b) \in \frac{\text{subparts billing}}{z}$, $\forall c$.
type_abbrev thread_id:string	(case location-kind / of MUTEX → is_lock_or_unlock a Nos_wTOMIC → is_load_or_store a	$(\exists x : x \xrightarrow{hpethetici-induce expansion} x \xrightarrow{d} b))) \lor$	$c \stackrel{d_{1}}{\rightarrow} _{2 \wedge}$ is_write b / same_location a b / is_at_atomic_location a
type_abbrev location : string	$\ \operatorname{ATOMIC} \rightarrow \operatorname{is_Joad_or_store} a \lor \operatorname{is_atomic_action} a) \ \operatorname{NONE} \rightarrow T$	(is_stomic_action ≥ ∧ is_release ≥ ∧ is_fence b ∧ is_scopic b ∧ (2), same_location ≥ ∧ h_schomic_action x ∧	$\implies c^{\text{null convertey}}(b) \land$ ($(1, b) \in \tilde{\rightarrow}$, is jutanic prove b
type_abbrev val : string	is_at_location_kind = is_at_location_kind =	$x = \frac{1}{2} + $	$(v(u)) \in \cdots : w^{(u)}(u) \in \cdots : u^{(u)}(u)$
memory_order_enum =	case location 2 of SOME $l \rightarrow (location-kind l = lk0)$ $ NONE \rightarrow F$		$(r(a, b) \in \stackrel{d}{\longrightarrow}, i_{k}$ and the b $\Rightarrow (-i_{k}$ and $a_{k} \times i_{k} \times i_{k}$ and $a_{k} = b \Rightarrow x \xrightarrow{\text{multicative order}} 2)) \lor$
Mo_seq_cst Mo_relaxed		spectronizes_with_set actions threads location-kind sequenced-before additional-spectronized-with data-dependency control-dependency of modification-order sc release-sequence hypothetical-release-sequence a b)	z ^{−m} _{λc, horth c consudentian b c b) ∧ (* -Fence restrictions-*)}
Mo_release Mo_acquire Mo_consume	is_nt_mutex_location 2 = is_nt_location_kind 2 MUTEX		(* 29.33 *)
Mo_ACQ_REL	is_at_non_atomic_location = = is_at_location_kind = NON_ATOMIC	$\begin{array}{l} \operatorname{carries}_{\mathcal{A}}\mathcal{A} \text{dependency to } = 2 \xrightarrow{\operatorname{carries}} \mathcal{A} \text{dependency } b = \\ \mathfrak{a} \left(\left(\stackrel{\sim}{\longrightarrow} \right) \cap \xrightarrow{\operatorname{sepandency barry}}{\longrightarrow} b b \end{array} \right) b \end{array}$	$(\forall z, \forall [x, b] \in \frac{meanstables}{2}, \forall y.$ $(k_{c} \text{fines } x \land k_{c} \text{substantic_action } b \land$ $(k_{c} \text{true} x \land k_{c} \text{substantic} x b \land$
action = LOCK of action_id thread_id location		carriesdependency_to_set actions threads location-kind sequences before additional-synchronized-with data-dependency control-dependency rf =	$a = (\lambda + \lambda) + (\lambda + \lambda)$ $a = (\lambda + \lambda) + (\lambda + \lambda)$ $\Rightarrow (y = \lambda) + 2 = \frac{\text{constraints order}}{y} + (\lambda + \lambda) +$
UNLOCK of action_id thread_id location ATOMIC_LOAD of action_id thread_id memory_order_enum location val ATOMIC_STORE of action_id thread_id memory_order_enum location val	is_at_atomic_location 2 = is_at_location_kind 2 ATOMIC	curries_a_dependency_to actions threads location-kind sequenced before additional-genchronized with data-dependency control-dependency of a b}	(* 20 8.4 *)
ATOMIC_RMW of action_id thread_id memory_order_enum location val val LOAD of action_id thread_id location val STORE of action_id thread_id location val	same_thread a b = (thread_id_of a = thread_id_of b)	dependency_ardered_before = 2 $\xrightarrow{dipandincy-ordered bafors} d =$	$(\forall a, s) \in \frac{\operatorname{specardothy}}{\operatorname{specardothy}}, \forall (y, b) \in \underline{\mathscr{A}},$ $(\exists a, totmic_action a) h \in \operatorname{specardothy} h \land$ $i_{scortic} a > h \operatorname{specardothy} h \land$
FENCE of action_id thread_id memory_order_enum	threadwise_relation_over s rel =	$z \in \operatorname{actions} \Lambda \in \operatorname{actions} \Lambda$ (3b: locations Λ) Ascentume $h \land$ (3c: $z \xrightarrow{\operatorname{atterments}} z \xrightarrow{\operatorname{atterments}} z \xrightarrow{\operatorname{atterments}} z \xrightarrow{\operatorname{atterments}} z$	$x \stackrel{f_{-}}{\longrightarrow} h \wedge h_{a} totim_{a} totic h = h \rightarrow h \rightarrow$
(action_id_of (LOCK aid) = aid) ∧ (action_id_of (UNLOCK aid) = aid) ∧	relation_over s rel $\land (\forall (a, b) \in rel. same_thread a b)$	$(b \xrightarrow{\text{carriers-adjunction}} d \lor (b = d)))$	(*2935*) $(\gamma(x,x) \in \frac{\text{supmaradelense}}{2}, \forall (y, b) \in \frac{\text{supmaradelense}}{2}, \forall x.$
(action_id_of (ATOMIC_LOAD aid) = aid) ∧ (action_id_of (ATOMIC_STORE aid) = aid) ∧ (action_id_of (ATOMIC_RMW aid) = aid) ∧	same_location $a b = (location a = location b)$	dependency_ordered_before_set actions threads location-kind sequenced before additional-synchronized-with data-dependency control dependency of modification-order release-sequence carries-a-dependency-to =	(is_utomic_action = 3 h.j.faces x h.j.sequest x h is_write = 3 h.j.faces x h.j.sequest y h
(action_id_of (LOAD aid) = aid) ∧ (action_id_of (STORE aid) = aid) ∧	locations_of actions = { l . $\exists a$. (location $a = SOME l$)}	dependency_ordered_before_actions threads location-kind sequenced-before additional-synchronized with data-dependency control-dependency rf modification-order release-sequence carries-a-dependency-to a b)	is intention-from b some location $a \ge b \land$ $x \le y \land z \le b$ $\Rightarrow (z = a) \lor a$ confidence only, z
(action_id_of (FENCE aid) = aid)	well_formed_action a =	simple-happens_before = simple.happens_before = simple	
(thread.id.af (LOCK $_$ tid $_) = tid) \land$ (thread.id.af (UNLOCK $_$ tid $_) = tid) \land$ (thread.id.af (ATOMC $_$ LOAD $_$ tid $___) = tid) \land$	case 3 of $ATOMIC_LOAD__mem_ord__ \rightarrow mem_ord \in$ $\{Mo_mem_ord_Mo_acquire, Mo_seq_cst, Mo_consume\}$		all_dstdependency = $\frac{d_{dst_{ab}}d_{dstanding}}{(d_{ij} \cup \frac{d_{ij}}{d_{ij}})} = \frac{d_{ij}d_{ab}}{(d_{ij} \cup \frac{d_{ij}}{d_{ij}})} + \frac{d_{ij}d_{ij}}{(d_{ij} \cup \frac{d_{ij}}{d_{ij$
(thread_id_of (ATOMIC_STORE _ tid) = tid) \land (thread_id_of (ATOMIC_RMW_ tid _) = tid) \land	$ATOMIC_STORE _ mem_ord _ → mem_ord ∈ {Mo_MELAXED, MO_MELEAXE, MO_SEQ_CST} ATOMIC_RAW _ mem_ord _ → mem_ord ∈$	consistent_simple_lappens_before shb = irreflective ($\stackrel{da}{\longrightarrow}$)	consistent_control_dependency = consistent_control_dependency = influence ((
(thread_id_of (LoAD_tid $\) = tid) \land$ (thread_id_of (STORE_tid $\) = tid) \land$ (thread_id_of (FRORE_tid $\) = tid) \land$	$ \begin{array}{c} \text{Arome_naw}_\text{mem_ord}_\rightarrow \text{mem_ord} \in \\ \{\text{Mo_relaxed, Mo_release, Mo_acquire, Mo_acq_rel, Mo_seq_cst, Mo_consume} \} \\ \parallel _ \rightarrow T \end{array} $	inter.thread_happens_before = $\frac{\text{interstands}}{\text{interstands}} =$	indexie (((((((((((((((((((((((((((((((((((
	well_formed_threads = well_formed_threads =	let r = <u>questions</u> with <u>dependency-ordered below</u> ₅ U	consistent_execution actions threads location-kind sequenced-before additional-genchronized-with data-dependency of modification order sc = well_formed_threads actions threads location-kind sequenced-before additional-genchronized-with data-dependency (not consistent_locations threads location-kind sequenced-before additional-genchronized-with data-dependency (not
(memory_order (ATOMIC_LOAD mem_ord) = SOME mem_ord) ^ (memory_order (ATOMIC_STORE mem_ord) =	inj_on action_id_of (actions) ∧ (∀2. well_formed_action 2) ∧	$\left(\frac{\beta = 0 \text{ for the large start of defense}}{\beta = 0}\right)$ in $\left(\frac{\beta_{ij}}{\beta_{ij}} \cup \left(\frac{\beta_{ij}}{\beta_{ij}} = 0, \frac{\beta_{ij}}{\beta_{ij}}\right)^{+}\right)$	consistent_locks actions through location-kind sequenced-before additional-synchronized-with data-dependency control-dependency arc.h (let release sequence - release_sequence, set actions through location kind sequenced before additional synchronized-with data-dependency control-dependency modification-order in let honother/cite/sequence - honorese, extra continues, bottom is dependency data-dependency control-dependency modification-order in
SOME mem.ord) ∧ (memory_order (ATOMIC_RMW mem_ord) = SOME mem.ord) ∧	threadwise_relation_over actions sequenced>before ∧ threadwise_relation_over actions data-dependency ∧ threadwise_relation_over actions control-dependency ∧	consistent_inter_thread_happens_before = consistent_inter_thread_happens_before =	tet spectronises with « performismum), with set artiform threads toxicols kind apparende follow additional-geneticinous control-dependency of modification-order activity and
(memory_order (FENCE mem_ord) = SOME mem_ord) ~ (memory_order _ =	strict_preorder sequenced-before ∧ strict_preorder data-dependency ∧ strict_preorder_control-dependency ∧	irreflexive (and the designment of the second	let dependency-ordened-before - dependency_ordened_before_att actions threads location-kind sequenced-before additional-genchmotade with data-dependency control-dependency of modification-order relates sequence carries-a-dependency-to in let inter-stread-bappens-before - limer_lamol_lampens_lafeen actions threads location-limed and bappens-before additional-genchmotade with data-dependency control-dependency control-dependency-ordened-before in let tappens-before - limer_lamol_lampens_choine actions threads location-limed and that-dependency control-dependency inter-threads-bappens-before in let tappens-before - limer_lampens_choine : actions dispatiented-before additional-genchmotade with data-dependency control-dependency inter-threads-bappens-before in
(memory_order _ = Noxe)	relation_over actions additional-synchronized-with \land (\forall a. thread_id_of a \in threads) \land	happens before = Aspens before =	et vidbe side effect = vidbe_side_effect_set actions through bozzion-kind sequenced before additional-synchronized-with data-dependency control-dependency control-dependency control-dependency control-dependency control-dependency control-dependency modification-order happens before vidbe-side-effect in consistent_inter_inter_inter_hand_appen_side-before Additional-synchronized-with data-dependency control-dependency control-dependency control-dependency control-dependency control-dependency modification-order happens before vidbe-side-effect in consistent_inter_inter_inter_hand_appen_side-before Additional-synchronized-with data-dependency control-dependency control-dependency control-dependency modification-order happens before vidbe-side-effect in consistent_inter_inter_inter_hand_appen_side-before Additional-synchronized-with data-dependency control-dependency control-dependency modification-order happens before vidbe-side-effect in consistent_inter_inter_inter-hand_appen_side-before Additional-synchronized-with data-dependency control-dependency modification-order happens before vidbe-side-effect in consistent_inter_inter-hand_appen_side-before Additional-synchronized-with data-dependency control-dependency modification-order happens before vidbe-side-effect in consistent_inter_inter-hand_appen_side-before Additional-synchronized-with data-dependency control-dependency modification-order happens-before vidbe-side-effect in consistent_inter_inter-hand_appen_side-before Additional-synchronized-with data-dependency control-dependency additional-synchronized-with data-dependency additional-synchronized-with data-
(location (LOCK _ 1) $=$ SOME I) \land (location (UNLOCK _ 1) $=$ SOME I) \land	actions_respect_location_kinds ∧ data-dependency ⊆ sequenced-before		consistent_unit_items_integree_inter@int
$(\text{location}(\text{ATOMIC_LOAD}_{I} I) = \text{SOME } I) \land$ $(\text{location}(\text{ATOMIC_STORE}_{I} I) = \text{SOME } I) \land$	well_formed_reads_from_mapping = well_formed_reads_from_mapping =	all_sc_actions = all_sc_actions = {2. (%_eng_sst a V %_lock a V %_modek a)}	well, granel, prost, from, mapping actions threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency (1) consistent areads, from, mapping actions threads location-kind sequenced-before additional-synchronized-with data-dependency ratiol-dependency if ac modification-order happens-before visible-side-effect visible-sequences-of-side-effects)
(location (Λ TOMUC_RAW $_{-}$ $_{-}$ $_{-}$) = SOME $\hat{I} \land \land$ (location ($LOAD _{-}$ $_{-}$) = SOME $\hat{I} \land \land$ (location (S TORE $_{-}$ I_{-}) = SOME $\hat{I} \land \land$	relation_over actions $\begin{pmatrix} d_{-} \\ d_{-} \end{pmatrix} \land$ $(\forall z, \forall z', \forall b, z, z'', b \land z', d'', b \Longrightarrow (z = z')) \land$ $(\forall (z, b) \in \frac{d'_{-}}{d_{-}}.$	consistent_se_order = consistent_se_order =	indeterminate_reads_actions threads = indeterminate_reads =
(location (FENCE) = NONE)	same_location $a b \land$ (value_read $b = value_written a) \land$	let sc.lappen.before = $\frac{maxima blan}{maxima blan} _{al_{plexations}}$ in let sc.mod.refer = $\frac{maxima blance}{maxima blance} _{al_{plexations}}$ in min(al_al_al_plexations) _{al_{plexations}} in min(al_al_al_plexations) _{al_{plexations}} in min(al_al_al_plexations) _{al_{plexations}} in min(al_al_al_al_al_al_pred) _{al_{plexations}} in min(al_al_al_al_al_al_al_al_al_al_al_al_al_a	$(b \text{ is and } b \wedge \neg (\exists x a \xrightarrow{d} b))$
(value_read (ATOMIC_LOAD ν) = SOME ν) \land (value_read (ATOMIC_RMW ν) = SOME ν) \land	$(a \neq b) \land$ $(i_{a,at_{mutex_{a}} a_{cation} a \implies$ $i_{a_{mutok}} a_{cat_{a}} a_{cat_{a}} a_{cat} a > 0$	$\operatorname{strict}_{(\underline{z},\underline{z},\underline{z},\underline{z},\underline{z},\underline{z},\underline{z},\underline{z},$	unsequenced_races = unsequenced_races = $((z, b), (z, y) \in b \land (x_0, y) \in b \land (x$
(value_read (ATOMIC_RAW ν -) = SOME ν) \land (value_read (LOAD ν) = SOME ν) \land (value_read = NONE)	$($ is_attoon_atomic_location $a \implies$ is_atore a , is_locat b $) \land$ $($ is_attaomic_location $a \implies$		$ \begin{array}{c} \sup_{\alpha \in \mathcal{A}_{n}} \left(\int_{\mathcal{A}_{n}} \left(\int_{\mathcal{A}_{n}} $
(value_written (ATOMIC_STORE) = SOME v) \land (value written (ATOMIC_BUW) = SOME v) \land	$(i \leq a, t. atomic_slowed a \lor i \leq a, atomic_runw a \lor i \leq s, store a)$ $(i \leq a, atomic_slowed a \lor i \leq a, atomic_runw b \lor i \leq s, slowed b)))$	consistent_modification_order = consistent_modification_order = $(\forall Z, \forall b, z) \xrightarrow{\text{modification-order}} b \implies \text{same_location } z b) \land$	$data_{a}$ nces = $data_{a}$ nces = $((a, b).$ $(a \neq b) \land man_{a}$ location $a \neq b$, $(i_{x}, write a) \lor i_{x}, write b) \land$
$ \begin{array}{l} (value_written (ATOMIC_RAW _ _ _ v) = SOME \ v) \land \\ (value_written (STORE _ _ v) = SOME \ v) \land \\ (value_written _ = NONE) \end{array} $	all_lock_or_unlock_actions_at /opt as =	(∀ ∈ boutinue, of actions case location-kind / of Arrounc → (let actionsr.l = (a. (location a = Soute. 1)) in	-same_strand ≥ bΛ -(is_stormic_action > Λ is_stormic_action b) ∧
is_lock a =	all lock or innock actions at top: $as = -apt$ $\{a \in as. is lock or innock a \land (location a = lopt)\}$	et account of the product of the pro	-{a <u>happen holes</u> b ∨ b <u>happen holes</u> a}})
$ \begin{array}{c} \underset{k \neq 0 \text{ of } K \neq 0}{\text{ case } a \text{ of } \operatorname{Lock}_{} \to T \parallel_{-} \to F \end{array} $	consistent_locks = consistent_locks = $\forall l \in \text{ locations}, of \text{ actions}. (location-kind l = MUTEX) \implies ($	(mathfationade)	data_mees ² actions threads location-kind sequenced-before additional-synchronized-with data-dependency or modification-order sc = let: release-sequence - release_sequence, set actions threads location-kind sequenced-before additional-synchronized-with data-dependency modification-order in
is_unlock $a = case a$ of UNLOCK $___ \rightarrow T \parallel _ \rightarrow F$	<pre>let lock_unlock_actions = all_lock_or_unlock_actions_at (SOME /)actions in</pre>	$\frac{\log_{10} \log_{10} \log_{10$	let hypothetical-release sequence - release sequence, set actions through beaton-inditional sequence and dista dependency control dependency modification order in let anothetic setting - anothetical sequence and the sequence defense additional sequence with data dependency control dependency modification order as release sequence hypothetical-release sequence in dependence with a sequence and through beaton-inditional sequence and with data dependency control dependency modification order as release sequence hypothetical-release sequence in dependence and through the sequence and the sequenc
	<pre>let lock_order = [∞]→ _{bob_webod_webod} (* 30.4.1.5 - The implementation shall serialize those (lock and unlock) operations. *) strict_total_order_order_lock_unlock_actions lock_order ∧</pre>	$(\frac{\operatorname{maxmod} \operatorname{sdar}}{\subseteq \operatorname{maxmod} \operatorname{sdar}}) (\stackrel{(-5)}{=}_{ _{\mathcal{A}}(\operatorname{max})}) \xrightarrow{\operatorname{maxmod} \operatorname{sdar}}_{ _{\mathcal{A}}(\operatorname{max})})$	Int comis-adependency to a critica-adependency, and at criticis furnals, location-kind sequenced before additional spectromized-with data dependency control-dependency or fin Int dependency-andread-before – dependency-actived - deformation - dependency control-dependency or fin Int interchanced-before – inter-internal-lapores, laceton-india sequenced before additional spectromized-with data-dependency control-dependency in the Internative dapages before – inter, internal-lapores, laceton-india sequenced before additional spectromical-with data-dependency control-dependency inchronizes-with dependency-control-dependency inchronizes-with dependency control-dependency inchronizes-with dependency-control-dependency inchronizes-with dependency-control-dependency-inchronizes-with dependency-control-dependency-control-dependency-inchronizes-with dependency-control-dependency-inchronizes-with dependency-control-dependency-inchronizes-with dependency-control-dependency-inchronizes-with dependency-control-dependency-inchronizes-with dependency-control-dependency-inchronizes-with dependency-control-dependency-inchronizes-with dependency-control-dependency-inchronizes-with dependency-control-dependency-inchronizes-with dependency-contro
is atomic load a = case a of Atomic LOAD $\dots \dots \to T \parallel \dots \to F$	(* 30.4.1:1 A thread owns a mutex from the time it successfully calls one of the lock functions until	$\ - \cdot ($ left strines.at. $J = \{a \text{ (bostion } a = \text{ Some } I)\}$ in (multistic end(s) $ _{\text{strines.at.}J}) = ()))$	let happens-before = happens_before = happens_before = happens_before = happens_before = happens_before = happens_before in data_races actions through becation-kind sequenced-before additional-genchronized with data-dependency control-dependency inter-thread-happens-before in
is_atomic_store $a = case a$ of AtoMic_STORE $a = a = a \rightarrow T _{a} \rightarrow F$	it calls unlock.*) (* 30.4.1.2) Requires: The calling thread shall own the mutex. *) (* 30.4.1.2) Efficients: Releases the calling threads ownership of the mutex.*) (∀a, ∈ lock_molock_actions: is, junkok a, _→→		cp.memory.model open (p \in 'porgram) =
	$(\forall a_{\alpha} \in lock, unlock, actions: is_unlock a_{\alpha} \implies$ $(\exists a_{\beta} \in lock, unlock, actions:$ $a_{\beta} \xrightarrow{lock, under} a_{\beta} a_{\alpha} \land is_{\alpha} lock a_{\beta})) \land$	$\label{eq:states} \begin{array}{l} \mbox{visible,side, effect = 2} & \mbox{visible, effect = 2} $	Inter-exercision = (Laction, Iternals, Iscarion-Kind, Reguenced Seder, additional-productional-with data-dependency, et modification-order, sel, operage ration threads location-like dependence devices additional-productional-with data-dependency control-dependency, et modification-order sc] in #[]_[actions, Hurnals, Iscarion-Kind, Repaired Seder, additional-productional-with data-dependency, et modification-order sc] []_[actions, Hurnals, Iscarion-Kind, Repaired Seder, additional-productional-with data-dependency, et modification-order sc] []_[]_[]_[]_[]_[]_[]_[]_[]_[]_[]_[]_[]_[
is atomic_rmw a = case a of $\operatorname{Atomic_RMW} \hfill \ldots \hfill \to F$	(* 30.4.1:7 Effects: Blocks the calling thread until ownership of the mutex can be obtained for the	$-(\exists_c (c \neq b) \land (c \neq b) \land$ is write c , same location $c b \land$	[indeterminate_reads actions threads location-kind sequenced-before additional-spectronized-with data-dependency control-dependency of # { }) V (mencement-up-actions index actions kind sequenceds before additional-spectronized-with data-dependency of control-dependency # ()) (data_actions 'actions threads actions before additional-spectronized-with data-dependency rend-dependency # ())
	calling thread.*) (* 30.4.1:8 Postcondition: The calling thread owns the mutex. *)	2 Append being c Append being b)	be () in the second with the presence of the according to the second of the second of the second of the total () in the second of the total () is the second of total () is the se
is load a = case a of LOAD \rightarrow T _ \rightarrow F	$(\forall a_l \in lock_unlock_actions. is_lock a_l \implies$		COC EXCERNED
is_load $a=case\ a$ of Load $\rightarrow T$ _ $\rightarrow F$	$(\forall a \in lock_unlock_actions. is lock a_1 \implies$ $(\forall a_i \in lock_unlock_actions. a_i = (\forall a_i \in a_{i,u})$ $a_i = (a_i = a_{i,u})$ $a_i = (a_i = a_{i,u})$ $(a_i = a_{i,u})$		GRE CATULARD

Is C++11 hopelessly complicated?

Programmers cannot be given this model.

However, with a formal definition, **we can do proofs**! For instance:

- Can we compile to x86?	Operation load(non-seq_ load(seq_cst) store(non-seq_ store(seq_cst) fence(non-seq	lock xadd(0) _cst) mov lock xchg
- Can we compile to Power?	C++0x Operation Non-atomic Load Load Relaxed Load Consume Load Acquire Load Seq Cst	POWER Implementation ld ld (and preserve dependency) ld; cmp; bc; isync sync; ld; cmp; bc; isync
	Non-atomic Store Store Relaxed Store Release Store Seq Cst	st st lwsync; st sync; st

Is C++11 hopelessly complicated?

Simplifications:

Full model: *visible sequences of side effects* are unneeded (HOL4) Derivative models:

- without consume, happens-before is transitive

The current state of the standard

Fixed:


- in some cases, happens-before was cyclic
- coherence
- seq_cst atomics were more broken

Not fixed:

- out of thin air reads (and self satisfying conditionals)
- **seq_cst** atomics do not guarantee SC








Facts:

- abstraction layer over hardware and compilers




- relied upon by kernel developers to write "portable kernel code"
- documented by a text file:

http://www.kernel.org/doc/Documentation/memory-barriers.txt

Facts:

- abstraction layer over hardware and compilers




- relied upon by kernel developers to write "portable kernel code"
- documented by a text file:


http://www.kernel.org/doc/Documentation/memory-barriers.txt

More facts: ...some time ago...

I attempted to understand the doc and exchanged a few email with Paul Mc Kenney. However I didn't understand much...

Expected to account for all supported combinations of compiler and hardware memory model...





alpha: Weak ordering. No dependency ordering. "Time does not go backwards" gives guarantees similar to Power/ARM A-cumulativity. Possibly B-cumulativity as well. I am not aware of formalization of this architecture's memory ordering other than Gharachorloo's PhD. *arm*: You know at least as much as I do about this one.

avr32: Uniprocessor-only, kernel build failure for SMP.

blackfin: Uniprocessor-only to the best of my knowledge. There are rumored to be some experimental SMP systems that lack cache coherence, and are thus outside of the Linux kernel's remit. See for example: https://docs.blackfin.uclinux.org/doku.php?id=linux-kernel:smp-like The system.h file flushes cache when a memory barrier is encountered, which is consistent with an attempt to run the Linux kernel on a non-cache-coherent system...

cris: Uniprocessor-only to the best of my knowledge. Though there appears to be recent addition of some SMP support. Its system.h file is consistent with full sequential consistency. Or extreme optimism on the part of the cris developers.

frv: Uniprocessor-only to the best of my knowledge.

h8300: Uniprocessor-only to the best of my knowledge. There is code in system.h that appears to be intended for SMP, but it looks to me like a (harmless) copy-paste error. Either that or SMP h8300 systems are sequentially consistent.

ia64: Total order of all release operations, which include the "mf" (memory fence) instruction. Memory fences cannot restore sequential consistency.

m32r: Uniprocessor-only to the best of my knowledge. However, there does appear to be some recent multiprocessor support. This is quite strange -- atomic instructions flush cache, but memory barriers are no-ops. Looks quite experimental.

m68k: Uniprocessor-only to the best of my knowledge.

microblaze: Uniprocessor-only to the best of my knowledge. At least one SMP attempt: <u>http://microblazesmp.blogspot.com/</u> Its system.h file looks uniprocessor-only.

mips: Multiprocessor. Old SGI MIPS systems were sequentially consistent. Newer systems used for network infrastructure are rumored to have weak memory models similar to Power and ARM. And its system.h file is consistent with a weak memory model.

mn10300: Recent SMP support which I know little about. The system.h file looks uniprocessor only, and contains comments on Intel, so copy-pasted from x86.

parisc: TSO, similar to x86.

powerpc: You know at least as much about this as I do.

s390: TSO, but with self-snooping of store buffer prohibited.

score: Uniprocessor-only to the best of my knowledge.

sh: Recent SMP support which I know little about. Its system.h file is consistent with weak memory ordering.

sparc: TSO, similar to x86. There is documentation about weaker memory models (PSO and RMO), but in practice the hardware is TSO.

tile: Recent SMP CPU which I know little about. Seems to be weakly ordered based on its system.h file.

um: Looks like an x86 knockoff judging by the system.h file.

unicore32: Uniprocessor-only to the best of my knowledge.


x86: You know this one at least as well as do I.


xtensa: Uniprocessor-only -- kernel build failure otherwise.



My intuition:

Annoying facts:





My intuition:

kinda of lowest common denominator between all hardware memory models of architectures Linux can be compiled to, taking into account also some common gcc optimisations, with some weirdnesses.

Annoying facts:

semantics of "read barriers" really weak, unclear how to formalise it

compilation of barriers on Itanium looks broken -- hardware might exhibit behaviours prohibited by the MM.

ACCESS_ONCE

Compilers can remove (or duplicate) accesses.

```
for (;;) {
   struct task struct *owner;
   owner = ACCESS ONCE(lock->owner);
   if (owner && !mutex_spin_on_owner(lock, owner))
      break;
   /* ... */
owner = ACCESS ONCE(lock->owner);
   for (;;) {
   if (owner && !mutex spin on owner(lock, owner))
     break;
```


ACCESS_ONCE

Compilers can remove (or duplicate) accesses.

```
for (;;) {
   struct task struct *owner;
   owner = ACCESS ONCE(lock->owner);
   if (owner && !mutex spin on owner(lock, owner))
      break;
   /* ... */
                     ACCESS_ONCE prevents this optimisation
owner = ACCESS ONCE(lock->owner);
   for (;;) {
   if (owner && !mutex_spin_on_owner(lock, owner))
     break;
```

...let's read the doc...

The Linux memory model: macros



```
#define ACCESS_ONCE(x) (*(volatile typeof(x) *)&(x))
```

on x86:

```
#define mb() asm volatile("mfence":::"memory")
#define rmb() asm volatile("lfence":::"memory")
#define wmb() asm volatile("sfence" ::: "memory")
```

in x86TSO lfence is a noop and sfence is like mfence, but things are different in kernel land, eg when performing dma accesses.

on Power:


#define	mb()	_asm	_volatile	("sync"	:	:	:	"memory")
#define	rmb()	_asm	_volatile	("sync"	•	:	•	"memory")
#define	wmb()	_asm	_volatile	("sync"	:	:	•	"memory")
#define	read_bar	rier_dep	ends() do ·	{ } while	e (C))		

...let's read the future doc...

Challenging research direction:

Sort out what the REAL Linux memory model is

Yes. Of course, if people come up with lots of situations where the more-complex programming model would help significantly, then it might be worth revisiting this.



Actually: how to design a high-level programming language memory model that does not assign undefined behaviour to racy programs?



Out of thin-air reads



Memory access synchronisation


$$x = y = 0$$
Thread 1
$$y = 1$$

$$x.store(1,MO_RELEASE)$$

$$x = y = 0$$
Thread 2
$$if (x.load(MO_ACQUIRE) == 1)$$

$$r2 = y$$

Memory access synchronisation



Non-atomic loads must return the most recent write in the happens-before order

$$\mathbf{x} = \mathbf{y} = \mathbf{0}$$

Thread 1

X.S

Thread 1

$$y = 1$$
 if (x.load(MO_RELAXED) == 1)
x.store(1,MO_RELAXED) r2 = y

DATA RACE

Two conflicting accesses not related by happens-before

1)

$$\mathbf{x} = \mathbf{y} = \mathbf{0}$$

Thread 1

Thread 2

y.store(1,MO_RELAXED) if (x.load(MO_RELAXED) == 1)

x.store(1,MO_RELAXED)

r2 = y.load(MO RELAXED)

WELL DEFINED

but $r^2 = 0$ is possible

$$x = y = 0$$
Thread 1
Thread 2
$$y.store(1,MO_RELAXED) \qquad if (x.load(MO_RELAXED) == 1)$$

$$x.store(1,MO_RELAXED) \qquad r2 = y.load(MO_RELAXED)$$

Allow a RELAXED load to see any store that:

- does not happens-after it
- is not hidden by an intervening store hb-ordered between them

Intuition

the compiler (or hardware) can reorder independent accesses

Allow a RELAXED load to see any store that:

- does not happens-after it
- is not hidden by an intervening store hb-ordered between them

Shorthand

from now on, all the memory accesses are atomic with MO_RELAXED semantics


Out-of-thin-air

Thread 1

$$x = y = 0$$


 $r1 = x$
 $y = r1$
 $x = y = 0$
 $r2 = y$
 $x = 42$
Thread 2

Out-of-thin-air



Intuition

the compiler (or hardware) can reorder independent accesses



Out-of-thin-air reads

У

Thread 1

$$x = y = 0$$
Thread 2
$$r1 = x$$

$$y = r1$$

$$x = y$$

$$x = r2$$

Out-of-thin-air reads

Thread 1

$$x = y = 0$$
Thread
$$r1 = x$$

$$y = r1$$

$$r2 = y$$

$$x = r2$$

$$r1 = r2 = 42$$

is also an allowed execution
 $R \ge 42$ rf rf $R \ge 42$
 sb sb sb $w \ge 42$

2

the value 42 appears out-of-thin-air

Thread 1

У

$$x = y = 0$$
Thread 2
$$r1 = x$$

$$y = r1$$

$$r2 = y$$


$$x = r2$$

$$r1 = r2 = 42$$

is also an allowed execution
$$R \times 42 \xrightarrow{rf} R \times 42 \xrightarrow{rf} W \times 42 \xrightarrow{sb} W \times 42$$


Speculation can justify out-of-thin-air reads

If the compiler states that x is likely to hold 42...



Speculation can justify out-of-thin-air reads

If the compiler states that x is likely to hold 42...




It does not happen in practice... even if it might!



Consequences of out-of-thin-air reads


Tuesday 13 January 15




```
struct foo {
   atomic<struct foo *> next;
}
struct foo *a;
```

Thread 1

r1 = a - nextr1 - next = a







```
struct foo {
   atomic<struct foo *> next;
}
struct foo *a;
```

Thread 1

r1 = a - nextr1 - next = a





```
struct foo {
   atomic<struct foo *> next;
}
struct foo *a, *b;
```

Thread 1

Thread 2

rl = a->next rl->next = a r2 = b - next

r2 - next = b



<pre>struct foo { atomic<struct *="" foo=""> next; }</struct></pre>	
struct foo *a, *b;	
Thread 1	Thread 2
r1 = a->next	r2 = b - next
r1->next = a	r2 - next = b

If a and b initially reference disjoint data-structures we expect a and b to remain disjoint




```
struct foo {
   atomic<struct foo *> next;
}
struct foo *a, *b;
```

 $r1 \rightarrow next = a$

Thread 1 r1 = a - next r2 = b - next


Thread 2


r2 - next = b



If the compiler speculates r1=b and r2=a, then


the store r1 - next = a justifies r2 = b - next assigning r2 = a(and symmetrically to justify r1 = b)






If the compiler speculates r1=b and r2=a, then

the store r1 - next = a justifies r2 = b - next assigning r2 = a(and symmetrically to justify r1 = b)






If the compiler speculates r1=b and r2=a, then

the store r1 - next = a justifies r2 = b - next assigning r2 = a

(and symmetrically to justify r1=b)

Break our basic intuitions about memory and sharing!





Common compiler optimisations are unsound in C11

$$\mathbf{x} = \mathbf{y} = \mathbf{a} = \mathbf{0}$$

Т

$$x = y = a = 0$$

Remark 1 This code is not racy!

There is no consistent execution in which the read of a occurs.

$$x = y = a = 0$$

Remark 2

$$a = 1 \land x = y = 0$$

is the only possible final state

$$\mathbf{x} = \mathbf{y} = \mathbf{a} = \mathbf{0}$$

if (x.load(rlx)==42) if (y.load(rlx)==42) a = 1
y.write(42,rlx) if (a==1)
x.write(42,rlx)


Consider sequentialisation: $C \mid \mid D \implies C; D$ (ought to be correct)

$$x = y = a = 0$$

н.

н

$$x = y = a = 0$$
if (x.load(rlx)==42)
y.write(42,rlx)
if (a==1)
x.write(42,rlx)



a = 1x = y = 42

is also possible

$$x = y = a = 0$$
if (x.load(rlx)==42)
y.write(42,rlx)
if (a==1)
x.write(42,rlx)

Break common source-to-source (or LLVM IR - to - LLVM IR) compiler optimisations


including expression linearisation and roach-motel reorderings



Are there any solutions?

Thread 0	Thread 1	R x 42f R y 42
r1 = x	r2 = y	sb $ $ sb $ $ $M/x / 2$
y = r1	x = 42	Wy 42 W x 42


Thread 0	Thread 1
r1 = x	r2 = y
y = r1	x = r2



Thread 0	Thread 1	R x 42 _ rf _ R y 42
r1 = x	r2 = y	$\begin{vmatrix} sb \\ W \\ y \\ 42 \end{vmatrix}$ $\begin{vmatrix} sb \\ W \\ x \\ 42 \end{vmatrix}$
y = r1	x = 42	VV Y 4 Z VV X 4 Z

r1 = r2 = 42. Can you spot the difference?

Thread 0	Thread 1
r1 = x	r2 = y
y = r1	x = r2



Thread 0	Thread 1	R x 42f R y 42
r1 = x $y = r1$	r2 = y $x = 42$	sb W y 42 W x 42


The "bad" example has a cycle of dependencies.

Thread 0	Thread 1
r1 = x	r2 = y
y = r1	x = r2

Solution 1. Prohibit executions with dependency cycles

The "bad" example has a cycle of dependencies.

Thread 0	Thread 1
r1 = x	r2 = y
y = r1	x = r2




Compiler writers do not want to track all dependencies

Compiler writers do not want to track all dependencies

Does the store to i depend on the load of x?

Solution 2. Brute force


Disallow cycles altogether



 $\operatorname{acyclic}(\operatorname{hb} \cup \{(a, b) \mid rf(b) = a\})$

Allows all source-to-source optimisations (except for r/w reordering on atomics) but expensive on ARM and GPUs





 $\operatorname{acyclic}(\operatorname{hb} \cup \{(a, b) \mid rf(b) = a\})$

Solution 3. less brute force

Allow cycles but make this racy by allowing a to read 1

Efficient implementation of atomics on ARM/GPUs but all R/W reorderings are unsound

Allow cycles but make this racy by allowing a to read 1

State of the art

"Implementations should ensure that no "out-of-thin-air" values are computed that circularly depend on their own computation."

Current proposal for C14



3. A word on techniques for data-race detection

Data race detection: dynamic approaches

Modern high-performance dynamic race detectors are based either on:

happens-before ordering

reconstruct happens-before order in the current execution report a race if intersection if two conflicting accesses are not related by hb lockset computation

records which locks protect every memory access report a race if intersection of all locksets for a variable is empty

popularised by Eraser (Savage et al.) '97

no false positives

drawback: misses races occurring on rare executions


can detect races not observed in the execution being monitored

drawback: unsound (false positives)

Examples of lockset computation

```
lock(b)
                   lock(a)
     lock(a)
                   x=2
     x=1
                   unlock(a)
     unlock(a)
           1:L(b);1:L(a);1:Wx1;1:U(a);2:L(a);2:Wx2;2:U(a)
locks held: 1:b
                                         2:a
                 1:b,a
                              x:a,b
C(x):
                                                     x:a
                lockset for x non-empty at the end, no data-race
     lock(b)
                   lock(c)
     lock(a)
                   x=2
     x=1
                   unlock(c)
     unlock(a)
       1:L(b);1:L(a);1:Wx1;1:U(a);2:L(c);2:Wx2;2:U(c)
C(x):
                        x:a,b
                                              x:empty
                  lockset for x empty at the end, possible data-race
```

lockset vs happens-before



happens-before computation does not report a race.

Lockset computation detects instead that accesses to y are unprotected and reports a possible race.

lockset vs happens-before (2)

y=1 I	lock(a)
lock(a)	tmp=x
x=1	unlock(a)
unlock(a)	if tmp == 1
	then print y

This program instead is DRF.

Happens-before computation will not report a race (no matter which execution is observed)

Since accesses to y are unprotected, locksets computation reports a false positive.

Data race detection

Modern high-performance dynamic race detectors are based either on:

happens-before ordering

reconstruct happens-before order in the current execution report a race if intersection if two conflicting accesses are not related by hb lockset computation

records which locks protect every memory access report a race if intersection of all locksets for a variable is empty

popularised by Eraser (Savage et al.) '97

sound

drawback: misses races occurring on rare executions

can detect races not observed in the execution being monitored

drawback: unsound (false positives)

Data race detection




Data race detection: static approaches

Run a bunch of static analysis for

inferring locksets.

Hard:

- aliasing on memory locations
- lock pointers
- must account all language features






4. Sketch of an operational formalisation of x86-TSO

...starting with a formalisation of SC

Separate language and memory semantics

```
class ArrayWrapper
 2
     1
 3
         public:
 4
             ArrayWrapper (int n)
                  : p vals( new int[ n ] )
 6
                  , size(n)
 7
             {}
8
             // copy constructor
 9
             ArrayWrapper (const ArrayWrapper& other)
10
                  : p vals( new int[ other. size
                 , _size( other._size )
                 for ( int i = 0; i < size; ++i )</pre>
                      p vals[ i ] = other. p vals[ i ];
16
18
             ~ArrayWrapper ()
19
                 delete [] p vals;
21
22
         private:
23
         int * p vals;
24
         int size;
25
    1:
```




program semantics defined via an LTS se

memory semantics defined via an LTS

Labels for interaction:

Wt[a]v : a write of value v to address a by thread t
Rt[a]v : a read of v from a by t by thread t
+ other events for barriers and locked instructions


Separate language and memory semantics



A tiny language

location, x, m integer, n $thread_id, t$ k, i, j	address (or pointer value) integer thread id	
expression, e	$egin{array}{cccccccccccccccccccccccccccccccccccc$	expression integer literal read from pointer write to pointer sequential composition plus
process, p	$\begin{array}{c} ::= \\ & t : e \\ & p p' \end{array}$	process thread parallel composition

What can a thread do in isolation?



Example


Show that the expression:

$$(*x = *y); *x$$

can perform the following trace:

$$(*x = *y); *x \xrightarrow{\mathsf{R} y = 7} \xrightarrow{\mathsf{W} x = 7} \xrightarrow{\tau} \xrightarrow{\mathsf{R} x = 9} 9$$

Lifting to processes



A sequentially consistent memory

Take M to be a function from addresses to integers.

$$\begin{array}{l}
\underline{M \xrightarrow{l} M'} & M \text{ does } l \text{ to become } M' \\
\\
\underline{M(x) = n} \\
\underline{M \xrightarrow{\mathbb{R} x = n} M} & \text{MREAD} \\
\\
\hline{M \xrightarrow{\mathbb{R} x = n} M \oplus (x \mapsto n)} & \text{MWRITE}
\end{array}$$

SC semantics: whole system transitions

$$s \xrightarrow{l_t} s'$$
 s does l_t to become s'

 $\frac{p \xrightarrow{\tau_t} p'}{\langle p, \ M \rangle \xrightarrow{\tau_t} \langle p', \ M \rangle} \quad \mathbf{STAU}$

Synchronising between the processes and the memory.

SC semantics, example

All threads read and write the shared memory. Threads execute asynchronously, the semantics allows any interleaving of the thread transitions.

$$\begin{array}{c} \langle t_{1}:*x = 1 | t_{2}:*x = 2, \ \{x \mapsto 0\} \rangle \\ \mathsf{W}_{t_{1}} x=1 \\ \langle t_{1}:1 | t_{2}:*x = 2, \ \{x \mapsto 1\} \rangle \\ \mathsf{W}_{t_{2}} x=2 \\ \langle t_{1}:1 | t_{2}:2, \ \{x \mapsto 2\} \rangle \\ \langle t_{1}:1 | t_{2}:2, \ \{x \mapsto 2\} \rangle \\ \langle t_{1}:1 | t_{2}:2, \ \{x \mapsto 2\} \rangle \end{array}$$

Each interleaving has a linear order of reads and writes to memory.

...now we just have to define a TSO memory...

A sequentially consistent memory


Take M to be a function from addresses to integers.

$$M \xrightarrow{l} M'$$
 M does l to become M'

$$\frac{M(x) = n}{M \xrightarrow{\mathsf{R} x = n} M} \quad \mathsf{MREA}$$

$$M \xrightarrow{\mathsf{W} x = n} M \oplus (x \mapsto n)$$

x86-TSO abstract machine



x86-TSO abstract machine

• The store buffers are FIFO. A reading thread must read its most recent buffered write, if there is one, to that address; otherwise reads are satisfied from shared memory.

• To execute a LOCK'd instruction, a thread must first obtain the global lock. At the end of the instruction, it flushes its store buffer and relinquishes the lock. While the lock is held by one thread, no other thread can read.

 A buffered write from a thread can propagate to the shared memory at any time except when some other thread holds the lock.

Jes

x86-tso: a formalisation using an LTS

The machine state s can be represented by a tuple (M,B,L):

- M : address -> value option
- B : tid -> (address * value) list
- L : tid option

where:

M is the shared memory, mapping addresses to values

B gives the store buffer for each thread

L is the global machine lock indicating when a thread has exclusive access to memory (omitted in these slides)

x86-tso abstract machine: selected transition rules

t is *not blocked* in machine state s = (M,B,L) if [... or] the lock is not held.

In buffer B(t) there are *no pending writes* for address x if there are no (x,v) elements in B(t).

RM: Read from memory

not_blocked(s, t) s.M(x) = vno_pending(s.B(t), x) $s \xrightarrow{\mathsf{R}_t x = v} s$

Thread t can read v from memory at address x if t is not blocked, the memory does contain v at x, and there are no writes to x in t's store buffer.

x86-tso abstract machine: selected transition rules

RB: Read from write buffer not_blocked(s, t) $\exists b_1 \ b_2. \ s.B(t) = b_1 ++[(x, v)] ++b_2$ no_pending(b_1, x) $s \xrightarrow{R_t x = v} s$

Thread t can read v from its store buffer for address x if t is not blocked and has v as the newest write to x in its buffer;

x86-tso abstract machine: selected transition rules

WB: Write to write buffer

$$s \quad \xrightarrow{\mathsf{W}_t x = v} \quad s \oplus \langle\!\![B := s.B \oplus (t \mapsto ([(x,v)] + s.B(t)))]\!\!\rangle$$

Thread t can write v to its store buffer for address x at any time;

WM: Write from write buffer to memory


$$\operatorname{not_blocked}(s,t)$$

 $s.B(t) = b ++[(x,v)]$

 $s \xrightarrow{\tau_t x = v}$

 $s \oplus \langle\!\![M := s.M \oplus (x \mapsto v)]\!\!\rangle \oplus \langle\!\![B := s.B \oplus (t \mapsto b)]\!\!\rangle$

If t is not blocked, it can silently dequeue the oldest write from its store buffer and place the value in memory at the given address, without coordinating with any hardware thread




5. Veryfing fence elimination optimisations

aka reasoning on the x86TSO operational memory model and compiler correctness




CompCertTSO




CompCertTSO + fence optimisations





Compilers are *ideal* for verification



Compilers are:

- Basic computing infrastructure
- Generally reliable, but nevertheless contain many bugs
 e.g., Yang et al. [PLDI 2011] found 79 gcc & 202 llvm bugs
- "Specifiable": compiler correctness = preservation of behaviours
- Interesting: naturally higher-order, involve clever algorithms
- Big, but modular

Language semantics

The semantics of all the CompCertTSO languages is defined by:

- a type of programs, prg
- a type of states, states
- a set of initial states for each program, init $\in prg \rightarrow \mathbb{P}(states)$
- a transition relation, $\rightarrow \in \mathbb{P}(\text{states} \times \text{event} \times \text{states})$

call, return, fail, oom, T

The visible behaviour of a program is defined by the external function calls (call) and returns (return), errors (fail), and running out of memory (oom).

Traces


Finite sequences of call & return events ending with:
 end: successful termination,
 inftau: infinite execution that stops performing visible events
 oom: execution runs out of memory

- Infinite sequences of call & return events;

$$\begin{aligned} \operatorname{traces}(p) &\stackrel{\text{def}}{=} & \{\ell \cdot \operatorname{end} \mid \exists s \in \operatorname{init}(p). \ \exists s'. \ s \stackrel{\ell}{\Rightarrow} s' \wedge s' \not\rightarrow \} \\ & \cup \{\ell \cdot tr \mid \exists s \in \operatorname{init}(p). \ \exists s'. \ s \stackrel{\ell \cdot \operatorname{fail}}{===} s'\} \\ & \cup \{\ell \cdot \operatorname{inftau} \mid \exists s \in \operatorname{init}(p). \ \exists s'. \ s \stackrel{\ell}{\Rightarrow} s' \wedge \operatorname{inftau}(s')\} \\ & \cup \{\ell \cdot \operatorname{oom} \mid \exists s \in \operatorname{init}(p). \ \exists s'. \ s \stackrel{\ell}{\Rightarrow} s'\} \\ & \cup \{tr \mid \exists s \in \operatorname{init}(p). \ s \text{ can do the infinite trace } tr\} \end{aligned}$$

NB: Erroneous computations become undefined after the first error.

Compiler correctness



Fence instructions prevent hardware reorderings

E.g., on x86-TSO:

[x]=[y]=0

Thread 0	Thread 1
MOV [x]←1	MOV [y]←1
MOV EAX←[y]	MOV EBX←[x]

EBX = 0

$$[x] = [y] = 0$$

$$MOV [x] \leftarrow 1$$

$$MFENCE$$

$$MFENCE$$

$$MOV EAX \leftarrow [y]$$

$$MOV EBX \leftarrow [x]$$

$$MOV EBX \leftarrow [x]$$

Who inserts fences?

1. The *programmer*, explicitly. Example: Fraser's lockfree-lib:

```
/*
 * II. Memory barriers.
 * MB(): All preceding memory accesses must commit before any later accesses.
 *
 * If the compiler does not observe these barriers (but any sane compiler
 * will!), then VOLATILE should be defined as 'volatile'.
 */
#define MB() __asm___volatile__ ("lock; addl $0,0(%%esp)" : : : "memory")
```

2. The *compiler*, to implement a high-level memory model, e.g. **SEQ_CST** C++0x low-level atomics on x86:

Load SEQ_CST: MFENCE; MOV Store SEQ_CST: MOV; MFENCE

Fence instructions

1. Fences are necessary

to implement locks & not fully-commutative linearizable objects (e.g., stacks, queues, sets, maps).

[Attiya et al., POPL 2011]

2. Fences can be expensive

If we have two consecutive fence instructions, we can remove the *latter*:



The *buffer is already empty* when the second fence is executed.

Generalisation:

MFENCE NON-WRITE INSTR ... NON-WRITE INSTR MFENCE MFENCE NON-WRITE INSTR ... NON-WRITE INSTR NOP

FE1

A fence is redundant if it always follows a previous fence or locked instruction in program order, and no memory store instructions are in between.

A *forward* data-flow problem over the boolean domain $\{\bot, \top\}$

Associate to each program point:

 ⊥ : along all execution paths there is an atomic instruction *before* the current program point, with no intervening writes;

op : otherwise.

 $T_1(nop, \mathcal{E})$ $= \mathcal{E}$ $T_1(\operatorname{op}(op, \vec{r}, r), \mathcal{E})$ $= \mathcal{E}$ $T_1(\texttt{load}(\kappa, addr, \vec{r}, r), \mathcal{E})$ $= \mathcal{E}$ $T_1(\texttt{store}(\kappa, addr, \vec{r}, src), \mathcal{E})$ = T $T_1(\texttt{call}(sig, ros, args, res), \mathcal{E}) = \top$ $T_1(\text{cond}(cond, args), \mathcal{E})$ $= \mathcal{E}$ $T_1(\text{return}(optarg), \mathcal{E})$ = T $T_1(\texttt{threadcreate}(optarg), \mathcal{E})$ = T $T_1(\texttt{atomic}(aop, \vec{r}, r), \mathcal{E})$ $= \bot$ $T_1(\texttt{fence}, \mathcal{E})$ $= \bot$

 $\mathcal{FE}_{1}(n) = \begin{cases} \top & \text{if predecessors}(n) = \emptyset \\ \bigsqcup_{p \in \text{predecessors}(n)} T_{1}(\textit{instr}(p), \mathcal{FE}_{1}(p)) & \text{otherwise} \end{cases}$

A fence is redundant if it always follows a previous fence or locked instruction in program order, and no memory store instructions are in between.

FE1

A *forward* data-flow problem over $T_1(\texttt{nop},\mathcal{E})$ $= \mathcal{E}$ the bo Assoc Implementation: \perp : alc is a 1. Use CompCert implementation of Kildall algorithm CUr to solve the data-flow equations. no 2. Replace MFENCEs for which the analysis returns \perp = 1⊤:oth with NOP instructions. Ø $\mathcal{FE}_1(n)$ $\bigsqcup_{p \in \text{predecessors}(n)} T_1(\textit{instr}(p), \mathcal{FE}_1(p))$ otherwise

If we have two consecutive fence instructions, we can remove the *former*:



Intuition: the visible effects initially published by the former fence, are now published by the latter, and nobody can tell the difference.

Generalisation:

MFENCE INSTRUCTION 1 ... INSTRUCTION n MFENCE



NOP INSTRUCTION 1 ... INSTRUCTION n MFENCE

If there are reads in between the fences...

$$[x] = [y] = 0$$

$$Thread 0$$

$$MOV [x] \leftarrow 1$$

$$MOV [y] \leftarrow 1$$

$$MFENCE$$

$$MOV EAX \leftarrow [y]$$

$$MFENCE$$

$$MOV EBX \leftarrow [x]$$

$$EAX = EBX = 0$$
forbidden


but

[x]=[y]=0

Thread 0Thread 1MOV
$$[x] \leftarrow 1$$
MOV $[y] \leftarrow 1$ NOPMOV EAX \leftarrow [y]MOV EAX \leftarrow [y]MFENCEMFENCEMOV EBX \leftarrow [x]

EAX = EBX = 0allowed

If there are reads in between the fences...



Swapping a **STORE** and a **MFENCE** is sound:

MFENCE; STORE



STORE; MFENCE

1. transformed program's behaviours \subseteq source program's behaviours (source program might leave pending write in its buffer)

2. There is the new intermediate state if the buffer was initially non-empty, but this intermediate state is not observable.

(a local read is needed to access the local buffer)

Intuition: Iterate this swapping...

A fence is redundant if it always precedes a later fence or locked instruction in program order, and no memory read instructions are in between.

A backward data-flow problem over the boolean domain $\{\bot, \top\}$

Associate to each program point:

⊥ : along all execution paths there is an atomic instruction *after* the current program point, with no intervening reads;

 \top : otherwise.

 $= \mathcal{E}$ $T_2(nop, \mathcal{E})$ $T_2(\operatorname{op}(op, \vec{r}, r), \mathcal{E})$ $= \mathcal{E}$ $T_2(\texttt{load}(\kappa, addr, \vec{r}, r), \mathcal{E})$ = T $T_2(\texttt{store}(\kappa, addr, \vec{r}, src), \mathcal{E})$ $=\mathcal{E}$ $T_2(\texttt{call}(sig, ros, args, res), \mathcal{E}) = \top$ $T_2(\text{cond}(cond, args), \mathcal{E})$ $=\mathcal{E}$ $T_2(\text{return}(optarg), \mathcal{E})$ = T $T_2(\texttt{threadcreate}(optarg), \mathcal{E})$ = T $T_2(\texttt{atomic}(aop, \vec{r}, r), \mathcal{E})$ $= \bot$ $T_2(\texttt{fence}, \mathcal{E})$ $= \bot$

$$\mathcal{FE}_{2}(n) = \begin{cases} \top & \text{if successors}(n) = \emptyset \\ \bigsqcup_{s \in \text{successors}(n)} T_{2}(\textit{instr}(s), \mathcal{FE}_{2}(s)) & \text{otherwise} \end{cases}$$

FE1 and FE2 are both useful


Removed by FE1 but not FE2:

MFENCE MOV EAX <- [y] MFENCE MOV EBX <- [y]

Removed by FE2 but not FE1:

MOV [x] <- 1 MFENCE MOV [x] <- 2 MFENCE

Informal correctness argument



This argument works for *finite traces*, but not for *infinite traces* as the later fence might never be executed:

MFENCE; STORE; WHILE(1); MFENCE NOP; STORE; WHILE(1); MFENCE

Basic simulations

Exhibiting a basic simulation implies: $traces(compile(p)) \setminus \{t \cdot inftau \mid t \text{ trace}\} \subseteq traces(p)$ "simulation can stutter forever" **Definition 2 (Measured sim.).** A measured simulation is any basic simulation $(\sim, >)$ such that > is well-founded.

Theorem 1. If there exists a measured simulation for the compilation function compile, then for all programs p, traces(compile(p)) \subseteq traces(p).

Simulation for FE2

 $s =_i t$ iff thread *i* of *s* and *t* have identical pc, local states and buffers

 $s \sim_i s'$ iff thread *i* of s can execute zero or more NOP, OP, STORE and MFENCE instructions and end in the state s'

s ~ t iff

- t's CFG is the optimised version of s's CFG; and
- s and t have identical memories; and
- \forall thread *i*, either $s \equiv_i t$ or

the analysis for *i*'s pc returned \perp and $\exists s', s \sim_i s'$ and $s' \equiv_i t$ "s is some instructions behind and can catch up"

Stutter condition:

t > t' iff $t \rightarrow t'$ by a thread executing a NOP, OP, STORE OF MFENCE (and t's buffer being non-empty)

Simulation for FE2

$S \equiv_i t$ iff the	nread <i>i</i> of s and t have identical pc. local states and buffers
s ∼is'iffth Mfe:	But if (1) all threads have non-empty buffers, and (2) are stuck executing infinite loops, and (3) no writes are ever propagated to memory,
s~t iff	then we can stutter forever.
 – t's CFG – s and t – ∀ thread 	(i.e., > is not well-founded.)
	the analysis for i's pc returned \perp and $\exists s', s \sim_i s'$ and $s' \equiv_i t$
	"s is some instructions behind and can catch up"

Stutter condition:

t > t' iff $t \rightarrow t'$ by a thread executing a NOP, OP, STORE OF MFENCE (and t's buffer being non-empty)

Simulation for FE2

s ≡ <i>i t</i> iff th <u>rea</u>	ad <i>i</i> of s and t have identical pc. local states and buffers
S~7S III U MFE	But if (1) all threads have non-empty buffers, and (2) are stuck executing infinite loops, and (3) no writes are ever propagated to memory,
	hen we can stutter forever.
 – t's CFG – s and t (i – ∀ thread 	i. Solution 1: Assume this case never arises (<i>fairness</i>)
	Solution 2: Do a case split.
	 If this case does not arise, we are done. If it does, use a different (weaker) simulation to
Stutter conditi t > t' iff t -	construct an infinite trace for the source
(ar	

Definition 3 (Weaktau sim.). A weaktau simulation consists of a basic simulation $(\sim, >)$ with and an additional relation between source and target states, $\simeq \in \mathbb{P}(src.states \times tgt.states)$ satisfying the following properties:

$$\begin{array}{ll} sim_weaken: \forall s, t. \ s \sim t \implies s \simeq t \\ sim_wstep: \forall s \, t \, t'. \ s \simeq t \wedge t \xrightarrow{\tau} t' \wedge t > t' \implies \\ & (s \xrightarrow{\tau} * \xrightarrow{\texttt{fail}} _) & -s \ reaches \ a \ failure \\ & \lor (\exists s'. \ s \xrightarrow{\tau} * \xrightarrow{\tau} s' \wedge s' \simeq t') & -s \ does \ a \ matching \ step \ sequence. \end{array}$$

Theorem 2. If there exists a weaktau-simulation $(\sim, >, \simeq)$ for the compilation function compile, then for all programs p, traces(compile(p)) \subseteq traces(p).

Remarks:

- Once the simulation game moves from ~ to \simeq , stuttering is forbidden;
- Can view difference between ~ and ~ as a boolean prophecy variable.

Weaktau simulation for FE2

 $s \sim t$, t > t' as before.

 $s \simeq t \text{ iff}$

- t's CFG is the optimised version of s's CFG; and

 $-\forall i, \exists S' \text{ s.t. } S \sim_i S' \equiv_i t.$


(i.e., same as $s \sim t$ except that the memories memories are unrelated.)

A closer look at the RTL

Patterns like that on the left are common.

FE1 and FE2 do not optimise these patterns.

It would be nice to hoist those fences out of the loop.



FENCE

FENCE

nop

if

nop

store


ifso

ifnot


nop

return


A closer look at the RTL



A closer look at the RTL



Partial redundancy elimination




Evaluation of the optimisations

- Insert MFENCEs before every read (br), or after every write (aw).
- Count the MFENCE instructions in the generated code.

	br	br+FE1	aw	aw+FE2	aw+PRE+FE2
Dekker	3	2	5	4	4
Bakery	10	2	4	3	3
Treiber	5	2	3	1	1
Fraser	32	18	19	12	11
TL2	166	95	101	68	68
Genome	133	79	62	41	41
Labyrinth	231	98	63	42	42
SSCA	1264	490	420	367	367

Evaluation of the optimisations

- Insert MFENCEs before every read (br), or after every write (aw).



```
int a = 1;
int b = 0;
```

Thread 1

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
       return NULL;
    for (b=0; b>=26; ++b)
      ;
}
```

```
b = 42;
printf("%d\n", b);
```

```
int a = 1;
int b = 0;
```

Thread 1

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
      return NULL;
    for (b=0; b>=26; ++b)
      ;
}
```

```
b = 42;
printf("%d\n", b);
```

```
int a = 1;
int b = 0;
```

Thread 1

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
        return NULL;
    for (b=0; b>=26; ++b)
      ;
}
```

Thread 2

b = 42;
printf("%d\n", b);

```
int a = 1;
int b = 0;
```

Thread 1

int s;
for (s=0; s!=4; s++) {
 if (a==1)
 return NULL;
 for (b=0; b>=26; ++b)
 ;
}

```
int a = 1;
int b = 0;
```

Thread 1

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
        return NULL;
    for (b=0; b>=26; ++b)
      ;
}
```

```
b = 42;
printf("%d\n", b);
```

Thread 1

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
        return NULL;
    for (b=0; b>=26; ++b)
      ;
}
```

```
int a = 1;
int b = 0;
```

Thread 1

Thread 2

Thread 1 returns without modifying b.

```
int a = 1;
int b = 0;
```

Thread 1

Thread 2

Since Thread 1 does not update b, program is data-race free (DRF)

```
int a = 1;
int b = 0;
```

Thread 1

Thread 2

Since Thread 1 does not update b, program is *data-race free (DRF)* DRF programs must only exhibit sequentially consistent behaviours *C11/C++11 standard*

```
int a = 1;
int b = 0;
```

Thread 1

Thread 2

Since Thread 1 does not update b, program is *data-race free (DRF)* DRF programs must only exhibit sequentially consistent behaviours *C11/C++11 standard*

This program only prints 42.

```
int a = 1;
int b = 0;
```

Thread 1

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
       return NULL;
    for (b=0; b>=26; ++b)
      ;
}
```

```
b = 42;
printf("%d\n", b);
```

```
int a = 1;
int b = 0;
```

Thread 1

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
      return NULL;
    for (b=0; b>=26; ++b)
    ;
}
```

```
int a = 1;
int b = 0;
```

Thread 1

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
      return NULL;
    for (b=0; b>=26; ++b)
    ;
}
```

Thread 2



...sometimes we get 0 on the screen

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
       return NULL;
    for (b=0; b>=26; ++b)
      ;
}
```

```
movl a(%rip), %edx  # load a into edx
movl b(%rip), %eax  # load b into eax
testl %edx, %edx  # if a!=0
jne .L2  # jump to .L2
movl $0, b(%rip)
ret
.L2:
movl %eax, b(%rip)  # store eax into b
xorl %eax, %eax  # store 0 into eax
ret  # return
```

The outer loop can be (and is) optimised away

movl	a(%rip), %edx	# load a into edx
movl	b(%rip), %eax	<pre># load b into eax</pre>
testl	%edx, %edx	# if a!=0
jne	.L2	# jump to .L2
movl	\$0, b(%rip)	
ret		
.L2:		
movl	<pre>%eax, b(%rip)</pre>	<pre># store eax into b</pre>
xorl	%eax, %eax	<pre># store 0 into eax</pre>
ret		# return

movl	a(%rip), %edx	<pre># load a into edx</pre>
movl	b(%rip), %eax	<pre># load b into eax</pre>
testl	%edx, %edx	# if a!=0
jne	.L2	# jump to .L2
movl	\$0, b(%rip)	
ret		
.L2:		
movl	<pre>%eax, b(%rip)</pre>	<pre># store eax into b</pre>
xorl	%eax, %eax	<pre># store 0 into eax</pre>
ret		# return
jne movl ret .L2: movl xorl	.L2 \$0, b(%rip) %eax, b(%rip)	<pre># jump to .L2 # store eax into b # store 0 into eax</pre>

movl	a(%rip), %edx	<pre># load a into edx</pre>
movl	b(%rip), %eax	<pre># load b into eax</pre>
testl	%edx, %edx	# if a!=0
jne	.L2	# jump to .L2
movl	\$0, b(%rip)	
ret		
.L2:		
movl	<pre>%eax, b(%rip)</pre>	<pre># store eax into b</pre>
xorl	%eax, %eax	<pre># store 0 into eax</pre>
ret		# return

movl	a(%rip), %edx	<pre># load a into edx</pre>
movl	b(%rip), %eax	<pre># load b into eax</pre>
testl	%edx, %edx	# if a!=0
jne	.L2	# jump to .L2
movl	\$0, b(%rip)	
ret		
.L2:		
movl	%eax, b(%rip)	<pre># store eax into b</pre>
xorl	%eax, %eax	<pre># store 0 into eax</pre>
ret		# return

movl a(%rip), %edx # load a into edx movl b(%rip), %eax # load b into eax testl %edx, %edx # if a!=0 jne .L2 # jump to .L2 movl \$0, b(%rip) ret .L2: movl %eax, b(%rip) # store eax into b xorl %eax, %eax # store 0 into eax ret # return

```
movl a(%rip), %edx  # load a into edx
movl b(%rip), %eax  # load b into eax
testl %edx, %edx  # if a!=0
jne .L2  # jump to .L2
movl $0, b(%rip)
ret
.L2:
movl %eax, b(%rip)  # store eax into b
xorl %eax, %eax  # store 0 into eax
ret  # return
```

The compiled code saves and restores **b** Correct in a sequential setting, but...

movl	a(%rip), %edx	<pre># load a into edx</pre>
movl	b(%rip), %eax	<pre># load b into eax</pre>
testl	%edx, %edx	# if a!=0
jne	.L2	# jump to .L2
movl	\$0, b(%rip)	
ret		
.L2:		
movl	<pre>%eax, b(%rip)</pre>	<pre># store eax into b</pre>
xorl	%eax, %eax	<pre># store 0 into eax</pre>
ret		# return

```
int a = 1;
int b = 0;
```

Thread 1

movl a(%rip),%edx
movl b(%rip),%eax
testl %edx, %edx
jne .L2
movl \$0, b(%rip)
ret
.L2:
movl %eax, b(%rip)
xorl %eax, %eax
ret

Thread 2

b = 42;
printf("%d\n", b);

```
int a = 1;
int b = 0;
```

Thread 1

movl	a(%rip),%edx
movl	b(%rip),%eax
testl	%edx, %edx
jne	.L2
movl	\$0, b(%rip)
ret	
L2:	
movl	%eax, b(%rip)
xorl	%eax, %eax
ret	

Thread 2

b = 42;
printf("%d\n", b);

- Read a (1) into edx

```
int a = 1;
int b = 0;
```

Thread 1

movl	a(%rip),%edx
movl	b(%rip),%eax
testl	%edx, %edx
jne	.L2
movl	\$0, b(%rip)
ret	
L2:	
mo∨l	%eax, b(%rip)
xorl	%eax, %eax
ret	

Thread 2

b = 42;
printf("%d\n", b);

- Read a (1) into edx - Read b (0) into eax

```
int a = 1;
int b = 0;
```

Thread 1

movl a(%rip),%edx
movl b(%rip),%eax
testl %edx, %edx
jne .L2
movl \$0, b(%rip)
ret
.L2:
movl %eax, b(%rip)
xorl %eax, %eax
ret

Thread 2

b = 42; printf("%d\n", b);

- Read a (1) into edx
- Read b (0) into eax
- Store 42 into b

```
int a = 1;
int b = 0;
```

Thread 1

movl a(%rip),%edx
movl b(%rip),%eax
testl %edx, %edx
jne .L2
movl \$0, b(%rip)
ret
.L2:
Movl %eax, b(%rip)
xorl %eax, %eax
ret

Thread 2

b = 42;
printf("%d\n", b);

- Read a (1) into edx
- Read b (0) into eax
- Store 42 into b
- Store eax (0) into b

```
int a = 1;
int b = 0;
```

Thread 1

a(%rip),%edx movl movl b(%rip),%eax testl %edx, %edx jne .L2 \$0, b(%rip) movl ret .L2: movl %eax, b(%rip) xorl %eax, %eax ret

Thread 2

- Read a (1) into edx
- Read b (0) into eax
- Store 42 into b
- Store eax (0) into b
- Print b... 0 is printed

The compiled code saves and restores b Correct in a sequential setting Introduces unexpected behaviours in some concurrent context

ret

.L2:

movl %eax, b(%rip)
xorl %eax, %eax
ret

- Read a (1) into edx
- Read b (0) into eax
- Store 42 into b
- Store eax (0) into b
- Print b... 0 is printed

The compiled code saves and restores b

Correct in a sequential setting

Introduces unexpected behaviours in some concurrent context


This is a concurrency compiler bug

movl %eax, b(%rıp) xorl %eax, %eax ret

- Read b (0) into eax
- Store 42 into b
- Store eax (0) into b
- Print b... 0 is printed


Compiler testing: state of the art

Yang, Chen, Eide, Regehr - PLDI 2011




Compiler testing: state of the art

Yang, Chen, Eide, Regehr - PLDI 2011



Compiler testing: state of the art

Yang, Chen, Eide, Regehr - PLDI 2011



Hunting concurrency compiler bugs?

How to deal with non-determinism?


How to generate non-racy interesting programs?


How to capture all the behaviours of concurrent programs?

A compiler can optimise away behaviours: *how to test for correctness? limit case*: two compilers generate correct code with disjoint final states C/C++ compilers support separate compilation Functions can be called in arbitrary non-racy concurrent contexts C/C++ compilers can only apply transformations sound with respect to an arbitrary non-racy concurrent context


Hunt concurrency compiler bugs

search for transformations of sequential code not sound in an arbitrary non-racy context





Cannot match some events — detect compiler bug



Contributions

Sound optimisations in the C11/C++11 memory model extending Sevcik's work on an idealised DRF model - PLDI 11


A tool to hunt concurrency bugs in C and C++ compilers

Interaction with GCC developers

Sound Optimisations in the C11/C++11 Memory Model

Compiler Writer






Compiler Writer



Sophisticated program analyses Fancy algorithms Source code or IR

Operations on AST



Compiler Writer



Sophisticated program analyses Fancy algorithms Source code or IR

Operations on AST



Compiler Writer



Sophisticated program analyses Fancy algorithms Source code or IR

Operations on AST



```
tmp = y+1 ;
for (int i=0; i<2; i++) {
   z = i;
   x[i] +=tmp;
}</pre>
```

Compiler Writer



Sophisticated program analyses Fancy algorithms Source code or IR

Operations on AST

Semanticist



Elimination of run-time events Reordering of run-time events Introduction of run-time events *Operations on sets of events*

```
tmp = y+1 ;
for (int i=0; i<2; i++) {
   z = i;
   x[i] +=tmp;
}</pre>
```

Compiler Writer



Sophisticated program analyses Fancy algorithms Source code or IR

Operations on AST


Semanticist



Elimination of run-time events Reordering of run-time events Introduction of run-time events *Operations on sets of events*

```
Store z 0
Load y 42
Store x[0] 43
Store z 1
Load y 42
Store x[1] 43
```

Compiler Writer



Sophisticated program analyses Fancy algorithms Source code or IR

Operations on AST

Semanticist




Elimination of run-time events Reordering of run-time events Introduction of run-time events Operations on sets of events

> Load y 42 Store z 0

Store x[0] 43 Store z 1


Store x[1] 43

Elimination of overwritten writes



Under which conditions is it correct to eliminate the first store?

Elimination of overwritten writes



Under which conditions is it correct to eliminate the first store?

What is the semantics of C11/C++11 concurrent code?

The C11/C++11 memory model

C11/C++11 are based on the DRF approach:

- racy code is undefined
- race-free code must exhibit only sequentially consistent behaviours
- main synchronisation mechanism: lock/unlock

Escape mechanism for experts, low-level atomics:

- races allowed
- attributes on accesses specify their semantics:

MO_SEQ_CST MO_RELEASE/MO_ACQUIRE MO_RELAXED

$$g = 0;$$
 atomic $f = 0;$

Thread 1

Thread 2

g = 42; f.store(1,MO_RELEASE);

$$g = 0;$$
 atomic $f = 0;$

Thread 1

Thread 2

g = 42; f.store(1,MO_RELEASE);

$$g = 0;$$
 atomic $f = 0;$

Thread 1

Thread 2

g = 42; f.store(1,MO_RELEASE);


$$g = 0;$$
 atomic $f = 0;$

Thread 1


Thread 2

g = 42; f.store(1,MO_RELEASE);

$$g = 0;$$
 atomic $f = 0;$



$$g = 0$$
; atomic $f = 0$;



The release/acquire synchronisation guarantees that:

- the program is DRF
- 42 is printed at the end of the execution

Remark: unlock \simeq release, lock \simeq acquire.


Same-thread release/acquire pairs

A same-thread release-acquire pair is a pair of a release action followed by an acquire action in program order.

An action is a *release* if it is a possible source of a synchronisation *unlock mutex, release or seq_cst atomic write*

An action is an *acquire* if it is a possible target of a synchronisation lock mutex, acquire or seq_cst atomic read

Elimination of overwritten writes



It is safe to eliminate the first store if there are:

 no intervening accesses to **g** no intervening same-thread release-acquire pairs

The soundness condition

Shared memory

$$g = 0;$$
 atomic f1 = f2 = 0;

Thread 1

```
g = 1;
f1.store(1,RELEASE);
while(f2.load(ACQUIRE)==0);
g = 2;
```

Shared memory

$$g = 0;$$
 atomic f1 = f2 = 0;

Thread 1 candidate overwritten write
g = 1;
f1.store(1,RELEASE);
while(f2.load(ACQUIRE)==0);
g = 2;

Shared memory

$$g = 0;$$
 atomic f1 = f2 = 0;

Thread 1 candidate overwritten write
g = 1;
f1.store(1,RELEASE); same-thread release-acquire pair
while(f2.load(ACQUIRE)==0);
g = 2;

Shared memory

$$g = 0$$
; atomic f1 = f2 = 0;

Thread 1

```
g = 1;
f1.store(1,RELEASE);
while(f2.load(ACQUIRE)==0);
g = 2;
```

Thread 2

while(f1.load(ACQUIRE)==0);
printf("%d", g);
f2.store(1,RELEASE);

Shared memory

$$g = 0;$$
 atomic f1 = f2 = 0;

Thread 1

Thread 2

g = 1; f1.store(1,RELEASE); while(f1.load(ACQUIRE)==0); while(f2.load(ACQUIRE)==0); g = 2; while(f1.load(ACQUIRE)==0); f2.store(1,RELEASE);


Thread 2 is non-racy

Shared memory

$$g = 0;$$
 atomic f1 = f2 = 0;

Thread 1 Thread 2 g = 1; f1.store(1,RELEASE); while(f1.load(ACQUIRE)==0); f2.store(1,RELEASE); f2.store(1,RELEASE); g = 2;

Thread 2 is non-racy The program should only print **1**



Thread 2 is non-racy The program should only print **1**

If we perform overwritten write elimination it prints 0

Shared memory

$$g = 0;$$
 atomic f1 = f2 = 0;

Thread 1

Thread 2

while(f1.load(ACQUIRE)==0);
printf("%d", g);
f2.store(1,RELEASE);

Shared memory

$$g = 0;$$
 atomic f1 = f2 = 0;


Thread 1

Thread 2

while(f1.load(ACQUIRE)==0);
printf("%d", g);
f2.store(1,RELEASE);


Shared memory

$$g = 0;$$
 atomic f1 = f2 = 0;




If only a release (or acquire) is present, then all discriminating contexts *are racy*. It is sound to optimise the overwritten write.

Eliminations: bestiary



Overwritten-Write Read-after-Read Read-after-Write Write-after-Read Write-after-Write

Reads which are not used (via data or control dependencies) to decide a write or synchronisation event are also eliminable (*irrelevant reads*).



Overwritten-Write Read-after-Read Read-after-Write Write-after-Read Write-after-Write

Reads which are not used (via data or control dependencies) to decide a write or synchronisation event are also eliminable (*irrelevant reads*).

Reorderings and introductions

Correctness criterion for reordering events:


- different addresses
- no synchronisations in-between


Roach-motel reordering (reordering across locks) not observed in practice


Read introductions observed in practice (gcc, clang).


Introduction of eliminable reads proved correct. Introduction of irrelevant reads does not introduce new behaviours, but cannot be proved correct in a DRF model.


The CMMTEST Tool














Subtleties:

- dependencies between eliminable events
- some optimisations (e.g. merging of accesses) cannot be expressed in the C11/C++11 formalisation
- the tool also ensures that the compilation of atomic accesses is preserved by the optimiser

NACL

OCaml tool

- 1. analyse the traces to detect eliminable actions
- 2. match reference and optimised traces

ir

Interaction with GCC developers

1. Some GCC bugs

Some concurrency compiler bugs found in the latest version of GCC.

Store introductions performed by loop invariant motion or if-conversion optimisations.

All promptly fixed.


Remark: these bugs break the Posix thread model too.

2. Checking compiler invariants

GCC internal invariant: never reorder with an atomic access

Baked this invariant into the tool and found a counterexample... ...not a bug, but fixed anyway


3. Detecting unexpected behaviours



The introduced store cannot be observed by a non-racy context. Still, arguable if a compiler should do this or not.

Conclusion

Syllabus



In these lectures we have covered the hardware models of two modern computer architectures (x86 and Power/ARM - at least for a large subset of their instruction set).

We have seen how compiler optimisations can also break concurrent programs and the importance of defining the memory model of highlevel programming languages.

We have also introduced some proof methods to reason about concurrency.


After these lectures, you might have the feeling that multicore programming is a mess and things can't just work.





The memory models of modern hardware are better understood.

Programming languages attempt to specify and implement reasonable memory models.

Researchers and programmers are now interested in these problems.







All these lectures are based on work done with/by my colleagues. Thank you!





And thank you all for attending these lectures!

Please, fill the course evaluation form, that's important to make a better course next year.

