

# Semantics, languages and algorithms for multicore programming

Albert Cohen



Luc Maranget



Francesco Zappa Nardelli



# Vote: topics for my this lecture

1. The Iwarx and stwcx Power instructions [3]



## 2. Hunting compiler concurrency bugs [12]

3. Operational and axiomatic formalisation of x86-TSO [4]


4. Fence optimisations for x86-TSO [4]

5. The Java memory model [4]

#### 6. The C11/C++11 memory model [17]

7. Static and dynamic techniques for data-race detection [7]

### 8. The Linux memory model (?!) [18]




1. The Linux memory model (ahem, kinda)

#### Facts:

- abstraction layer over hardware and compilers
- relied upon by kernel developers to write "portable kernel code"
- documented by a text file:

http://www.kernel.org/doc/Documentation/memory-barriers.txt



#### Facts:


- abstraction layer over hardware and compilers
- relied upon by kernel developers to write "portable kernel code"
- documented by a text file:

http://www.kernel.org/doc/Documentation/memory-barriers.txt


More facts: ...some time ago...

I attempted to understand the doc, and exchanged a few email with Paul Mc Kenney. However I don't understand much...


In the next hour, let's go over the documentation together and see if we can make sense of it...



Expected to account for all supported combinations of compiler and hardware memory model...



Linux memory model



alpha: Weak ordering. No dependency ordering. "Time does not go backwards" gives guarantees similar to Power/ARM A-cumulativity. Possibly B-cumulativity as well. I am not aware of formalization of this architecture's memory ordering other than Gharachorloo's PhD.

arm: You know at least as much as I do about this one.

avr32: Uniprocessor-only, kernel build failure for SMP.

blackfin: Uniprocessor-only to the best of my knowledge. There are rumored to be some experimental SMP systems that lack cache coherence, and are thus outside of the Linux kernel's remit. See for example: https://docs.blackfin.uclinux.org/doku.php?id=linux-kernel:smp-like The system.h file flushes cache when a memory barrier is encountered, which is consistent with an attempt to run the Linux kernel on a non-cache-coherent system...

*cris*: Uniprocessor-only to the best of my knowledge. Though there appears to be recent addition of some SMP support. Its system.h file is consistent with full sequential consistency. Or extreme optimism on the part of the cris developers.

frv: Uniprocessor-only to the best of my knowledge.

h8300: Uniprocessor-only to the best of my knowledge. There is code in system.h that appears to be intended for SMP, but it looks to me like a (harmless) copy-paste error. Either that or SMP h8300 systems are sequentially consistent.

ia64: Total order of all release operations, which include the "mf" (memory fence) instruction. Memory fences cannot restore sequential consistency.

*m32r*: Uniprocessor-only to the best of my knowledge. However, there does appear to be some recent multiprocessor support. This is quite strange -- atomic instructions flush cache, but memory barriers are no-ops. Looks quite experimental.

*m68k*: Uniprocessor-only to the best of my knowledge.

microblaze: Uniprocessor-only to the best of my knowledge. At least one SMP attempt: <a href="http://microblazesmp.blogspot.com/">http://microblazesmp.blogspot.com/</a> Its system.h file looks uniprocessor-only.

*mips*: Multiprocessor. Old SGI MIPS systems were sequentially consistent. Newer systems used for network infrastructure are rumored to have weak memory models similar to Power and ARM. And its system.h file is consistent with a weak memory model.

*mn10300*: Recent SMP support which I know little about. The system.h file looks uniprocessor only, and contains comments on Intel, so copy-pasted from x86.

parisc: TSO, similar to x86.

powerpc: You know at least as much about this as I do.

s390: TSO, but with self-snooping of store buffer prohibited.

score: Uniprocessor-only to the best of my knowledge.

sh: Recent SMP support which I know little about. Its system.h file is consistent with weak memory ordering.

sparc: TSO, similar to x86. There is documentation about weaker memory models (PSO and RMO), but in practice the hardware is TSO.


tile: Recent SMP CPU which I know little about. Seems to be weakly ordered based on its system.h file.

um: Looks like an x86 knockoff judging by the system.h file.

unicore32: Uniprocessor-only to the best of my knowledge.


*x86*: You know this one at least as well as do I.

xtensa: Uniprocessor-only -- kernel build failure otherwise.



My intuition:

Annoying facts:



#### *My intuition:*

kinda of lowest common denominator between all hardware memory models of architectures Linux can be compiled to, taking into account also some common gcc optimisations, with some weirdnesses.

#### Annoying facts:

semantics of "read barriers" really weak, unclear how to formalise it compilation of barriers on Itanium looks broken -- hardware might exhibit behaviours prohibited by the MM.

...let's read the doc...



# The Linux memory model: macros

on x86:

```
asm volatile("mfence":::"memory")
#define mb()
                 asm volatile("lfence":::"memory")
#define rmb()
                 asm volatile("sfence" ::: "memory")
#define wmb()
                in x86TSO Ifence is a noop and sfence is like mfence, but things
                are different in kernel land, eg when performing dma accesses.
```

on Power:

```
#define mb() asm volatile ("sync"::: "memory")
#define rmb() asm volatile ("sync" : : "memory")
#define wmb() asm volatile ("sync" : : "memory")
#define read barrier depends() do { } while(0)
```

#### So I still stick with my earlier statements:



restore

o smp

o smp

Question:

Initially x=

Thread 0:

Thread 1:

Thread 2:

to be forbi

And a few emails exchanged last year...

Not forbidden. If thread 2 did smp\_mb() instead of smp\_rmb(), then it would be forbidden.



#### So I still stick with my earlier statements:

- o smp\_mb() provides transitivity, but is not guaranteed to restore sequential consistency.
- o smp\_rmb() simply orders reads. It does not provide transitivity.
- o smp\_wmb() simply orders writes. It does not provide transitivity.

Question: is WRC+smp\_mb+smp\_rmb, i.e.

Initially x=0, y=0

Thread 0: Wx1

Thread 1: Rx1; smp\_mb(); Wy1

Thread 2: Ry1; smp\_rmb();Rx0

to be forbidden or not?

Not forbidden. If thread 2 did smp\_mb() instead of smp\_rmb(), then it would be forbidden.

On Itanium, both rmb and mb are compiled to Itanium's mf, so there should be no difference in outcome.




However, looking at the Itanium memory model, I do not see how Itanium would forbid the bad outcome in WRC+mb+mb because mf only imposes thread-local ordering, so thread 2 can see Wx1 much later (in particular, after the read of x).

To make the example work, the Wx1 would have to be st.rel, no?



If this is the case, I suspect that the Linux kernel has a few possible failure modes when running on Itanium hardware. Which it might well have...

...it looks like you might need a significantly different linux mm to the one you've sketched, with weaker barriers and with release/acquire primitives, and to rewrite any WRC-like code using them, no?



Challenging research direction:

## Sort out what the REAL Linux memory model is

Yes. Of course, if people come up with lots of situations where the more-complex programming model would help significantly, then it might be worth revisiting this.



Actually: how to design a high-level programming language memory model that does not assign undefined behaviour to racy programs?



# 2. The C++11 memory model

a good example of an axiomatic memory model



# The C++11 memory model

1300 page prose specification defined by the ISO.


The design is a detailed compromise:

hardware/compiler implementability

useful abstractions

broad spectrum of programmers

Welcome to the official home of



2011-09-15: standards | projects | papers | mailings | internals | meetings | contacts

News 2011-09-11: The new C++ standard - C++11 - is published!

# The syntactic divide

```
// for regular programmers:
atomic int x = 0;
x.store(1);
y = x.load();
// for experts:
x.store(2, memory order);
y = x.load(memory order);
atomic thread fence(memory_order);
where memory order is one of the following:
  mo_seq_cst mo release mo acquire
  mo acq rel mo consume mo relaxed
```

# How may a program execute?

#### Two layer semantics:

1) a denotational semantics processes programs, identifying memory actions, and constructs candidate executions (*E*opsem);

$$P \longrightarrow E_1, \ldots, E_n$$

2) an axiomatic memory model judges *E*opsem paired with a memory ordering *X*witness

$$E_i \longrightarrow X_{i1},...,X_{im}$$

3) searches the consistent executions for races and uncostrained reads is there an  $X_{ij}$  with a race?

#### Relations

#### An E<sub>opsem</sub> part containing:

sb sequenced before, program order

asw additional synchronizes with, inter-thread ordering

#### An X<sub>witness</sub> part containing:

relates a write to any reads that take its value

sc a total order over mo\_seq\_cst and mutex actions

mo modification order, per location total order of writes

From these, compute synchronise-with (sw) and happens-before (hb).

We ignore *consume* atomics, which enables us to live in a simplified model.

Full details in Batty et al., POPL 11.


# Formally

```
cpp memory model opsem (p : program) =
let pre executions =
  { (Eopsem, Xwitness). opsem p Eopsem \( \Lambda \)
     consistent execution (Eopsem, Xwitness) }
in
if \exists X \in \text{pre executions.}
    (indeterminate reads X = {}) V
    (unsequenced races X = {}) V
    (data races X = {})
then None
else Some pre executions
```

# A single-threaded example

1. sequenced before (sb) - given by opsem

```
int main() {
  int x = 2;
  int y = 0;
  y = (x==x);
  return 0;
}
```




# A single-threaded example

1. sequenced before (sb) - given by opsem

2. read-from (rf) - part of the witness


```
int main() {
  int x = 2;
  int y = 0;
  y = (x==x);
  return 0;
}
```




## A single-threaded ex. with undefined behaviour

An unsequenced race.


```
int main() {
  int x = 2;
  int y = 0;
  y = (x==(x=3));
  return 0;
}
```




# A simple concurrent program




1. the operational semantics defines the sb arrows



- 1. the operational semantics defines the sb arrows
- 2. guess an sc order on Unlock/Lock actions (part of the witness)




- 1. the operational semantics defines the sb arrows
- 2. guess an sc order on Unlock/Lock actions (part of the witness)
- 3. the sc order is included in the syncronised-with relation



```
\stackrel{simple-happens-before}{\longrightarrow} = \ \left( \stackrel{sequenced-before}{\longrightarrow} \cup \stackrel{synchronizes-with}{\longrightarrow} \right)^+
```


- 1. the operational semantics defines the sb arrows
- 2. guess an sc order on Unlock/Lock actions (part of the witness)
- 3. the sc order is included in the syncronised-with relation
- 4. which in turn defines the happens-before relation...




# Happens before


The *happens before* relation is key to the model:

- non-atomic loads read the most recent write in happens before.
   (This is unique in DRF programs)
- 2. the story is more complex for atomics, as we shall see.
- 3. data races are defined as an absence of happens before between conflicting actions.





# A data race



#### A data race

$$x = 3; \qquad |y = (x==3);$$
 a:W<sub>na</sub> x=2 
$$b:W_{na} x=3 \text{ c:} R_{na} x=2$$
 Here we have two conflicting accesses not related by happens-before. 
$$d:W_{na} y=0$$

#### Data race definition

```
let data\_races actions hb = \{ (a, b) \mid \forall \ a \in actions \ b \in actions \mid \neg (a = b) \land \\ same\_location \ a \ b \land \\ (is\_write \ a \lor is\_write \ b) \land \\ \neg (same\_thread \ a \ b) \land \\ \neg (is\_atomic\_action \ a \land is\_atomic\_action \ b) \land \\ \neg ((a, b) \in hb \lor (b, a) \in hb) \}
```

Programs with a data race have undefined behaviour (DRF model).

## Simple concurrency: Dekker's example and SC

```
atomic_int x = 0;
atomic_int y = 0;
x.store(1, seq_cst); | y.store(1, seq_cst);
```

Why is this behaviour forbidden?

## Simple concurrency, Dekker's example and SC

```
atomic_int x = 0;
atomic_int y = 0;
x.store(1, seq_cst); | y.store(1, seq_cst);
                x.load(seq_cst);
y.load(seq_cst);
     c:W_{sc}y=1
                              e:W_{sc}x=1
                                SC
       SC
     d:R_{sc}x=0
                               f:R_{sc}y=1
```


The sc relation must define a total order over unlocks/locks and seq\_cst accesses... sc is included in hb, an rf must respect hb.

## Expert concurrency: the release-acquire idiom

```
// sender
x = ...
y.store(1, release);

// receiver
while (0 == y.load(acquire));
r = x;
```

Here we have an rf arrow beetwen a pair of release/acquire accesses.




## Expert concurrency: the release-acquire idiom

```
// sender
x = ...
y.store(1, release);

// receiver
while (0 == y.load(acquire));
r = x;
```

Here we have an rf arrow beetwen a pair of release/acquire accesses.

The rf arrow beetwen release/acquire accesses induces an sw arrow between those accesses.



## Expert concurrency: the release-acquire idiom

```
// sender
X = \dots
y.store(1, release);
// receiver
while (0 == y.load(acquire));
r = x;
```

Here we have an rf arrow beetwen a pair of release/acquire accesses.


The rf arrow beetwen release/acquire accesses

induces an sw arrow between those accesses.

simple-happens-before

Wx=1

SW




#### Relaxed writes

No data-races, no synchronisation cost, but weakly ordered.


## Relaxed writes, ctd.

Again, no data-races, no synchronisation cost, but weakly ordered (IRIW).

Here we have an rf arrow beetwen a release write and a relaxed write.



Here we have an rf arrow beetwen a release write and a relaxed write.



The acquire fence follows the **sb/rf** relations looking for the corresponding release write, adding a **sw** arrow.

Here we have an rf arrow beetwen a release write and a relaxed write.


c:W<sub>na</sub> x=1 e:R<sub>rlx</sub> y=1 sb  $\sqrt{}$  f:F<sub>acq</sub>
adding  $\sigma \cdot R_{ra} = 1$ 

The acquire fence follows the **sb/rf** relations looking for the corresponding release write, adding a **sw** arrow.

Happens-before follows as usual...

### Modification order


```
atomic_int x = 0;
x.store(1, relaxed); x.load(relaxed);
x.store(2, relaxed); x.load(relaxed);
```



Modification order is a total order over atomic writes of any memory order.


#### Coherence and atomic reads

#### All forbidden:



Idea: atomics cannot read from later writes in happens-before.

## Coherence and atomic reads



Idea: atomics cannot read from later writes in happens-before.

# The full model

		1	
$a \stackrel{r}{\rightarrow} b = (a, b) \in r$	is_store $a = case \ a$ of $Store \to T \parallel \to F$		
	is_fence a = case a of FENCE → T    _ → F	rs_riement_rs_bead_s = sum_thread_s =_ksterior_s_rs_bead_vis_ntomic_rnuv_s	visible_side_effect_set actions threads location-kind sequenced before additional-synchronized with data-dependency control-dependency happens before = (ab ∈ happens before ket (a, b) = ab in  "willbe_side_effect_actions threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency happens before a b)
$a \ r \ b = (a, b) \in r$	is_lock_or_unlock a = is_lock a∨is_unlock a	same_thread 2 or_head V is_altonic_rmw 2	
$a \stackrel{\theta}{\Rightarrow} b = (a, b) \notin r$	is.atomic.action a =	release_sequence = $\lambda_{ad}$ $\xrightarrow{hase equence} b =$ is_at_atomic_location $b \land$	visible_sequence_d_side_effects_tail = visible_sequence_d_side_effects_tail vsus_head b = { {c. vsshead}}  {c. vsshead}
$\stackrel{r}{\rightarrow} = r$	is_atomic_henon 2 = is_atomic_load 2 \vee is_atomic_store 2 \vee is_atomic_rmw 2	is_tribute $z_{ad}$ $\Lambda$ ( $b = z_{ad}$ ) $\Lambda$ ( $t = z_{ad}$ ) $\Lambda$ (	$-(b \xrightarrow{Augmented and } c) \land (\forall \lambda \text{ uses } heads \xrightarrow{modification only} z \xrightarrow{modification only} c$
$a \stackrel{\leftarrow}{\rightarrow} b \stackrel{\rightarrow}{\rightarrow} c = a \stackrel{\leftarrow}{\rightarrow} b \wedge b \stackrel{\rightarrow}{\rightarrow} c$	is_load_or_store a = is_load a∨is_store a	$ (\forall c, a_{nl} \qquad \text{modification order} \\ \text{rs., element } a_{nl} \in ) \land a_{nl} \qquad \text{so} $	$\Longrightarrow -(b \xrightarrow{\text{tagen in bottom}} a))))$
$a \rightarrow b \rightarrow c = a \rightarrow b \land b \rightarrow c$	is,read a =		
relation_over s rel = domain rel $\subseteq$ s $\land$ range rel $\subseteq$ s	is_atomic_load a∨is_atomic_rmw a∨is_load a	release_sequence_set actions: threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency modification-order =  release_sequence: actions threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency modification-order a b)	visible_exquences_of_elde_effects = visible_exquences_of_elde_effects =
$\frac{nd}{rds} _{s} = rel \cap (s \times s)$	is_write a =		X(vere_head_t). (A)# is_ul_intomic_bention b then (vere_head_t) U
$rel _{z} = rel \cap (s \times s)$	is_atomic_store a∨is_atomic_rmw a∨is_store a	hypothetical_release_sequence = $b$ -translation-inham sequence, $b = i \omega_s \omega_s totomic_b$ -cartion $b \wedge (b = a) \lor b$	visible_sequence_of_side_affects_tail vase_head b else
,	is acquire a = (case memory_order a of	$(s-a)v + 3b \wedge 3$ multication order, $b \wedge 1$ $(s_c)v + b \wedge 3b \wedge 3$ multication order, $b \wedge 3b \wedge$	(1)
$\frac{nl}{s} _{s} = rel \cap (s \times s)$	SOME mem_ord → (mem_ord ∈ {Mo_ACQ_REL, Mo_SEQ_CST} ∧	rx_element a c )))	wisher, acquencement, a side, effects, seet actions threshed location shad sequenced before a distincted spectroscopied with data dependency control dependency contr
$ref _s = ref \cap (s \times s)$	(is_read a ∨ is_fence a)) ∨ (* 29.8:5 states that consume fences are acquire fences. *)	hypothetical_release_sequence_set actions threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency modification-order =	
$strict\_preorder\ ord = irreflexive\ ord \land trans\ ord$	$((mem\_ord = Mo\_consume) \land is\_fence a)$ $\parallel None \rightarrow is\_lock a)$	hypothetical_release_sequence actions threads location-kind sequenced before additional-synchronized-with data-dependency control-dependency modification-order a b)	consistent_reads_from_mapping = consistent_reads_from_mapping = $(\forall b. (is.read b b is.ist.read.seci.net) = 0) \Longrightarrow (if. (if. (ig., -2a_i.observed.sec), b)$
total_over s ord =	is_consume a = is_read a / (memory_order a = SOME_MO_CONSUME)	synchronizes, with $= 2 \frac{a_{potentian outh}}{a_{potentian}} b_p =$	then $(3a_{nn} \cdot a_{nn}) \stackrel{distribution}{=} b \land a_{nn} \stackrel{dist}{=} b)$ else- $(3a_{n} \cdot a_{nn}) \stackrel{distribution}{=} b \land a_{nn} \stackrel{distribution}{=} b)$
relation_over s ord $\land$ $(\forall x \in s. \forall y \in s. x \xrightarrow{ord} y \lor y \xrightarrow{ord} x \lor (x = y))$	is_read 2 \lambda \text{ (memory_order 2 = SOME MO_CONSUME)}	( * additional synchronization, from thread create etc *)  additional synchronization ( b b c c c c c c c c c c c c c c c c c	$(\forall b: (a_i, a_{i+1}, a_{i+1}$
	is_release z = (case memory_order z of	(same_location $a$ $b \land a \in actions \land b \in actions \land ($ $(*-mutex synchronization - *)$	(if $(\exists (\exists v, use) \in uselos expances of side effects, (b' = b))$ then $(\exists (b', use) \in visible sequences of side effects. (b' = b) \land (\exists c \in use c \neq b \land b)$
strict_total_order_over s ard = strict_preorder ord \( \) total_over s ard	SOME mem_ord → mem_ord ∈ {Mo_release, Mo_acq_rel, Mo_seq_cst} ∧ (is,write ≥V is,fence a)	(is_unlock $a \wedge is_u lock b \wedge a \xrightarrow{s_1} b) \vee$	$(v - u) \wedge (h + cos v - v)$ $\operatorname{ch}(-(h - v) \wedge h) \wedge$
$x \xrightarrow{\text{ord}}_{\text{pred}} y =$	None → is_unlock a)	(* - releaze/ zoquire spectrosization - *) (k_releaze 2 h k_acequire b h - same_thread 2 b h (3.c. a sinter sequence _ c^h b) ∨ ∨	$(\forall (x,z) \in \stackrel{d}{\sim}, \ \forall (y,b) \in \stackrel{d}{\sim}.$
$pred \ x \wedge x \xrightarrow{ord} y \wedge \neg (\exists z. \ pred \ z \wedge x \xrightarrow{ord} z \xrightarrow{ord} y)$	is_seq_est a = (memory_order a = Some Mo_seq_est)	(* - fence synchronization - *)	3 August Monte, p. 6. same_location 3 to 5 ki_s_at_atomic_location tb
$x \xrightarrow{\text{ord}} y = x \xrightarrow{\text{ord}} y \land \neg(\exists x. x \xrightarrow{\text{ord}} x \xrightarrow{\text{ord}} y)$	location_kind =	(is_frace: a \ \si_s_release a \ \si_s_frace: b \ \si_s_cequire: b \ \ (3c. \frac{1}{3}\cdots \text{and} \constant \text{x \ \end{array}} \left( \text{x \ \end{array}} \left( \text{x \ \end{array}} \left( \text{x \ \end{array}} \right) \left( \text{x \ \end{array}} \left( \text{x \ \end{array}} \right) \left( \text{x \ \end{array}} \left( \text{x \ \end{array}} \right) \left( \text{x \ \end{array}} \left( \text{x \ \end{array}} \right) \left( \text{x \ \end{array}} \right) \left( \text{x \ \end{array}} \right) \left( \text{x \ \end{array}} \left( \text{x \ \end{array}} \right) \left( \text{x \ \ \end{array}} \right) \left( \text{x \ \end{array}} \right) \left( \text{x \ \end{array}} \right) \left( \text{x \ \ \end{array}} \right) \left( \text{x \ \end{array}} \right) \left( \text{x \ \end{array}} \right) \left( \text{x \ \end{array}} \right) \	$\Rightarrow (x = y) \lor x \xrightarrow{\text{mollitation-order}} y) \land \begin{bmatrix} \text{entry } y \\ \text{new OARR } \end{bmatrix}$
$x \longrightarrow y \land \neg(\exists z. \ x \longrightarrow z \longrightarrow y)$	MUTEX   NON_ATOMIC	Significance action $x \wedge x$ authorize "actions" $y \wedge x$ write $x \wedge x$ $x - x = x + x \wedge x \wedge y$ superconduction $y \wedge x \wedge y$ $x - x + x \wedge y = x \wedge y \wedge y$ $x - x + x \wedge y \wedge y = x \wedge y \wedge$	$(\forall(z,b) \in \frac{\text{suppose below}}{Vc}$ . $\forall c$ .
well_founded $r = wf$ $r$	і Атоміс	$(\exists x, x \xrightarrow{\text{constant}} z \xrightarrow{\lambda} y))) \lor$ $(\exists x, \text{fence } z \land \text{is, release } z \land$	c ← b ∧ is, write 2 ∧ same_location 2 b ∧ is_at_utomic_location b  mofficience were mofficience were
type_abbrev action_id:string	actions_respect_location_kinds = actions_respect_location_kinds = ∀2.	is_attomic_action b \(\beta\) is_acquire b \(\beta\) (3\(\alpha\), same_location \(x\) \(b\), is_atomic_action \(x\) \(b\), is_atomic_action \(x\) \(b\), is_atomic_action \(x\) \(b\).	$\lim_{n\to\infty} (c=a) \vee \underbrace{a-\text{medicative order}_{r}}_{c} c) \wedge$ $(* new CoRW *)$ $(*(a,b) \in \text{-majorithe order}_{r},$
type_abbrev thread_id:string	case location a of SOME I → (case location-kind I of MUTEX → is lock_or_unlock a	Sufficiency action $x \wedge h_x$ unite $x \wedge h_y$	(1)(1,0) ∈
	Non_Atomic → is_load_or_store ≥   Atomic → is_load_or_store ≥ ∨ is_atomic_action ≥)	(is_atomic_action a ∧ is_arelease a ∧	is write $b \land same\_location a b \land is_{at_atomic\_location}$ as $b \land c = \frac{a_{at_atomic\_location} + b \land c}{a_{at_atomic\_location}} b$
type_abbrev location : string	None → T	is fence $b \land b = \text{capquire } b \land$ ( $\exists x. \text{same}, \text{location } a \times \wedge$	$(v(a,b)\in \stackrel{d}{\longrightarrow}, i_{b,atomic,rum}b$
type_abbrev val:string	is_at_location_kind = is_at_location_kind = case location a of	$\times \xrightarrow{\text{supercond-leafur}} b \wedge (\exists z. \ 2 \xrightarrow{\text{super-cond-leafur}} z \xrightarrow{d} x)))))$	$\Longrightarrow 2^{-\operatorname{collistation order}} b) \wedge \\ (\forall (x,b) \in \overset{\sim}{\longrightarrow}, b, \operatorname{seq.} \operatorname{cont} b$
memory_order_enum =	Some $I \rightarrow (location-kind\ I = lk0)$ $\parallel \text{None} \rightarrow \mathbf{F}$	synchronizes with set actions threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency of modification-order screlass-sequence hypothetical-release-sequence =	$\Rightarrow (\neg \text{is\_seq\_cst} \ \text{$a \land (\forall x. x. \xrightarrow{\leftarrow})_{Ac. \ \text{ls\_write} \ comm_b leading} \ \text{$a \land b \ } x \xrightarrow{\text{modification order}} a)) \lor \\$
MO_SEC_CST   MO_RELAXED   MO_RELEASE	is_at_mutex_location z =	synchronizes, with actions threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency in modification-order screlease-sequence hypothetical-release-sequence a bi	$2^{\frac{1}{12}} 1_{2c}$   Learning - Communication $g_{\mathcal{L}}(0) \wedge$ (* - Fence restrictions *)
Mo_acquire Mo_consume Mo_acq_rel	is_at_location_kind a MUTEX	parties a Amendment to Carties-dependingly b	(*233*)
MO_ACQ_REL	is_at_non_atomic_location _a = is_at_location_kind _a Non_ATOMIC	carries_ $y_{-}$ dependency_to = $z$ carries - dependency $b_{-}$ $b_{-}$ $z$ $((\frac{d}{d} - \frac{supercod-briller}{2}) \cup \frac{d}{d} - \frac{d}{d} $	(Ya. Yi, A) Esquence A his agents A his agen
action =  LOCK of action_id thread_id location	agaign mongama a root ground	carriesdependency_to_set actions through location kind sequenced before additional-synchronized with data-dependency control-dependency rf =	
UNLOCK of action_id thread_id location   ATOMIC_LOAD of action_id thread_id memory_order_enum location val   ATOMIC_STORE of action_id thread_id memory_order_enum location val	is_at_ntomic_location = is_at_location_kind = ATOMIC	carries_A_dependency_to actions threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency of a b)	(* 29.34 *)
ATOMIC_RMW of action_id thread_id memory_order_enum location val val LOAD of action_id thread_id location val	same_thread $ab = (thread_id_of a = thread_id_of b)$	dependency_ordered_before = $2$ dependency-ordered-before $d$ =	$(\forall (x,x) \in \frac{squared below, \ \forall (y,x) \in \frac{st}{n},}{(ix_{-atomic_{-action} \ x \land is_{-aso}, ast \ x \land}}$
STORE of action_id thread_id location val   FENCE of action_id thread_id memory_order_enum		a = actions \( \lambda \)   e = actions \( \lambda \)   (3b) is release a bit occurrence by \( \lambda \)	is a rite of Assume_Jonation a $b \land x = b \land k$ , antennion_action $b \land y = y \lor x$ $\frac{\text{millifention-onle}}{y} \lor y \land y$
(action_id_of (Lock aid) = aid) ∧	threadwise_relation_over $s$ $rel$ = relation_over $s$ $rel \wedge (\forall (a,b) \in rel. same\_thread a b)$	(3c. 2 misses expensions $p = \frac{d}{d} > b \land b \land b$ (b carriers dependency $0 \land d \lor (b = d)))$	(* 29.35 *)
(action_id_of (UNLOCK aid) = aid) $\land$ (action_id_of (ATOMIC_LOAD aid) = aid) $\land$ (action_id_of (ATOMIC_STORE aid) = aid) $\land$	same_location $a b = (\text{location } b)$	dependency, undered, before, set actions threwis location-kind sequenced-before additional-synchronized-with data-dependency control-dependency if modification-order release-sequence carries-a-dependency-to =	$(\forall (x,x) \in \frac{e_{xy}(x) \cos dx + dx \sin x}{x}, \forall (y,x) \in \frac{x \cos x \cos x \cos x}{x}, \forall x.$ $(ix_x) \sin x \cos x \wedge ix_x \sin x \cos x \wedge ix_x \cos x \times x \wedge x$
(action_id_of (ATOMIC_RMW aid ) = aid) ∧ (action_id_of (LoAD aid ) = aid) ∧		dependency_andered_before actions threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency if modification-order release-sequence carries-a-dependency-to a b)	is artice a Nisferce y Nissequest y \( \) is atomic action \( b \) same location \( a \) \( b \) \( x \) = y \( x \)^2 \( \) \( b \) \( x \)
(action_id_of (STORE aid ) = aid) ∧ (action_id_of (FENCE aid) = aid)	locations_of actions = $\{I. \exists a. \text{ (location } a = \text{SOME } I)\}$	simple_happens_before =	$= (z-z) \vee z \frac{\int_{z}^{z} dz}{z} = z$
(thread_id_of (Lock $\_$ tid $\_$ ) = tid) $\land$	well.formed_action a = case a of	(migration and productions with )+	al. data dependency = definitionismon, =
(thread_id_of (UNLOCK $tid$ _) = $tid$ ) $\land$ (thread_id_of (ATOMIC_LOAD _ $tid$ ) = $tid$ ) $\land$ (thread_id_of (ATOMIC_STORE _ $tid$ ) = $tid$ ) $\land$	ATOMIC_LOAD _ mem_ord _ $\rightarrow$ mem_ord $\in$ {Mo_melaxed, Mo_acquire, Mo_seq_cst, Mo_consume}    ATOMIC_STORE _ mem_ord _ $\rightarrow$ mem_ord $\in$	consistent_simple_happens_before shb =	$\binom{d}{d} \cup \frac{1}{2d(d)} = \frac{1}{2d(d)} + \frac{1}$
(thread_id_of (Aroanc_Raw _ $tid =$ _ = $tid$ ) \((thread_id_of (Aroanc_Raw _ $tid =$ ) = $tid$ ) \((thread_id_of (Loan _ $tid =$ ) = $tid$ ) \((thread_id_of (Srone _ $tid =$ ) = $tid$ ) \((thread_id_of (Srone _ $tid =$ )	{Mo_relaxed, Mo_release, Mo_seq_cst}	irreflexive ( ***)	consistent_control_dependency = consistent_control_dependency = irreflexive( = \left( \frac{annet dependency}{and} \frac{at_i dependency}{at_i} = at_
(thread_id_of (STORE = $tid$ - ) = $tid$ ) $\land$ (thread_id_of (FENCE = $tid$ -) = $tid$ )		inter_thread_happens_before $=$ $\frac{inter_thread_happens_before}{\sqrt{1 - \frac{n_t^2}{n_t^2}}} = \frac{inter_thread_happens_before}{\sqrt{1 - \frac{n_t^2}{n_t^2}}} = inter_thread_ha$	
(memory_order (ATOMIC_LOAD mem_ord) =	well_formed_threads = well_formed_threads = int on action id of (scious) A	dependency-ordered Subsery ( synchronizer with ( successful Subserved Subserve) ) in	consistent_execution actions through location-kind sequenced before additional synchronized with data-dependency control-dependency of modification-order sc = well_timed_through action through location-kind sequenced before additional-synchronized with data-dependency control-dependency or control-dependency cont
SOME mem_ord) \( \) (memory_order (ATOMIC_STORE mem_ord) = SOME mem_ord) \( \)	inj_on action_id_of (actions) ∧ (∀a. well_formed_action a) ∧ threadwise_relation_over actions sequenced-before ∧	$(f \cup (\underbrace{\overset{(i,j)}{$	let release-sequence = release, sequence set actions through location-kind sequenced before additional-synchronized-with data-dependency control-dependency modification order in  the boundard release account on boundaries of labors servines or string of the control of the con
(memory_order (ATOMIC_RMW mem_ord) = SOME_mem_ord) A	threadwise_relation_over actions data-dependency ∧ threadwise_relation_over actions control-dependency ∧	consistent_inter_thread_happens_before = consistent_inter_thread_happens_before =	tet appricheration authoritier
(memory_order (FENCE mem_ord) = SOME mem_ord) ∧	strict_preorder sequenced-before \\ strict_preorder data-dependency \\ strict_preorder control-dependency \\ strict_preorder control-dependency \\	irreflexive ( inter-thread Augusters before )	let interchread happens before winter thread happens before actions threads location kind sequenced before additional synchronized with data-dependency control dependency control depen
(memory_order=	strict_preorder control-dependency //		let happens-before actions through location-kind squienced-before additional-synchronized-with data-dependency inter-thread-happens-before in
(memory_order = None)	relation_over actions additional-synchronized-with $\land$ ( $\forall$ a. thread_id_of $a \in \text{threads}$ ) $\land$	happens_before = happens_before = squared_before = squared_before   inter-thread-happens_before	Let happens before — largemus, before actions thrends locations kind sequences before additional apendromated with data dependency control dependency inter-thread happens before in let wishelp side-effect — wishing, side-effects — wishing, side-e
(memory_order $\_=$ Nonzeion (LOCK $\_$ , $I$ ) = SOME: $I$ ) $\land$ (location (LOCK $\_$ , $I$ ) = SOME: $I$ ) $\land$	relation over actions additional-synchronized-with ∧	Interpretation of the control of the	let visible sequences of side effects — wisible, sequences, of side, diffects, set actions through location-laid sequenced defere a distriction side of sequenced defere a distriction or side of section of the sequence of sequence of section of the sequence of section of the sequence of section of the sequence of sequence of section of sequence of se
$\begin{cases} \text{(nontery under } = \\ \text{Noxit}) \end{cases}$ $\begin{cases} \text{(location } (\text{Lock}_{}, I) = \text{SOME } I) \land \\ \text{(location } (\text{Touche}_{}, I) = \text{SOME } I) \land \\ \text{(location } (\text{Touche}_{}, \text{Noxit}) \land \text{SOME } I) \land \\ \text{(location } (\text{Touche}_{}, \text{Noxit}) \land \text{SOME } I) \land \end{cases}$	relation_were actions additional-psychonized-with \(\lambda(\text{trans}\)\)relation_to_to_to_to_to_to_to_to_to_to_to_to_to_	happen_before = \(\frac{\text{term them happen habors}}{\text{usernatable of }}\) \text{usernatable of } \(\frac{\text{term them happen habors}}{\text{usernatable of }}\) \text{as the them happen habors} \\ \text{al.} \(\text{scattering} = \text{al.} \(\text{scattering} = \text{al.} \(\text{scattering} = \text{al.} \) \(\text{scattering} = \text{al.} \(\text{scattering} = \text{al.} \) \(\text{scattering} = \text{scattering} = \text{al.} \)	let violbe sequences of side effects — visible, sequences, of side, effects, set actions through location-kind sequenced before additional synchronized with data dependency control-dependency modification-order happens before visible side effect in consistent, actual happens before inter-thread happens before.
$\begin{aligned} & [\operatorname{minmay}, \operatorname{soder} \ = \\ & \operatorname{Noxii}] & [\operatorname{Lock} \ , \ , \ ] = \operatorname{Some} \   \   \ \wedge \\ & [\operatorname{location} \left( \operatorname{LNacot} \ , \ , \ ] \ = \ \operatorname{Some} \   \   \ \wedge \\ & [\operatorname{location} \left( \operatorname{Nacot} \ , \ , \ ] \ = \ \operatorname{Some} \   \   \ \wedge \\ & [\operatorname{location} \left( \operatorname{Nacot} \ , \ , \ ] \ - \   \ - \   \   \   \ \rangle \\ & [\operatorname{location} \left( \operatorname{Nacot} \ , \ ] \ - \   \ - \   \   \ - \   \   \   \ \rangle \\ & [\operatorname{location} \left( \operatorname{Nacot} \ , \ ] \ - \   \   \ - \   \   \   \   \   \  $	relation_were actions additional-psychronized-with ∧ (viz_threal_lat_d = \text{threal}\) ∧ estimac-report_bostion_lation ∧ dist-adpostoneycy_ Supposted before  vell_formed_prode_from_mapping = well_formed_prode_from_mapping = relation_were actions ( <sup>2</sup> _{j}) ∧ (viz_j vi_j vi_j z_j + \limits_j z_j z_j z_j z_j - \limits_j z_j z_j z_j z_j z_j z_j z_j z_j z_j z	all_sc_actions = all_sc_actions = (a_(b_uen_cot a v in_anisot a))  consistent w order a consistent w order a	tet viibbe segeuness- of side- feffics – visible augeuness- of side- feffics – set actions through location- location side augeuned define a distinct of sprindency control dependency control dependency modification- order happens- before visible side-effect in consistent, sur- desire actions through location- feeter and supercoded before additional synthesis with data-dependency control dependency and effication-order happens- before \(\text{)}\) consistent actions that dependency and efficience order happens before \(\text{)}\) consistent actions that dependency action order happens before \(\text{)}\) consistent actions the substance for a dependency control dependency action order happens before \(\text{)}\) consistent actions that dependency action order happens before \(\text{)}\) consistent actions the substance for a dependency action or dependency action order happens before \(\text{visible sequences of side-effects}\) consistent \(\text{,reals, from, mapping actions through location-kind sequenced-before additional-synchronized-with data-dependency control-dependency or so modification-order happens before \(\text{visible sequences of side-effects}\) indeferminant \(\text{,reals, from, mapping actions through location-kind sequenced-before additional-synchronized-with data-dependency control-dependency or so modification-order happens before \(\text{visible sequences of side-effects}\) indeferminant \(\text{,reals, from, mapping actions through location-kind sequenced-before additional-synchronized-with data-dependency control-dependency or so modification-order happens before \(\text{visible sequences of side-effects}\)
[un:mony.grider. = No. State (Locks. $_{+}$ ) = SOME $\beta$ \(   Location (Locks. $_{+}$ ) = SOME $\beta$ \(   Location (Locks. $_{+}$ ) = SOME $\beta$ \(   Location (Arous.e., $\alpha$ ) =   SOME $\beta$ \(   Location (Arous.e., $\alpha$ ) =   SOME $\beta$ \(   Location (Arous.e., $\alpha$ ) =   SOME $\beta$ \(   Location (Arous.e., $\alpha$ ) = SOME $\beta$ \(   Location	relation_over_actions additional-psychonized-with ∧ (vs_threal_abs_d = \text{threal} \) extinue_respect_bootion_black \\ extract_bootion_black \\	all_se_actions = all_se_actions = {a (is_seq_oct a \sigma \sigma kee \sigma \sigma \sigma kee)} consistent_se_action = consistent_se_action = tet to harmonic beforeinputs	Let visible sequences of side effects — sinible, augments—officed, effects, and actions through location-lend sequenced before additional synchronization and that dependency control de
$\begin{cases} (\operatorname{memory.softer.} = \\ \operatorname{Noxij}) \end{cases}$ $\begin{cases} (\operatorname{boutlein}(\operatorname{Liocet.}_{-r}, I) = \operatorname{SOME} I) \wedge \\ (\operatorname{boutlein}(\operatorname{USLOCE.}_{-r}, I) = \operatorname{SOME} I) \wedge \\ (\operatorname{boutlein}(\operatorname{USLOCE.}_{-r}, I) = \operatorname{SOME} I) \wedge \\ (\operatorname{boutlein}(\operatorname{ACOME.SOME.}_{-r}, I) = \operatorname{SOME} I) \wedge \\ (\operatorname{boutlein}(\operatorname{ACOME.SOME.}_{-r}, I) = \operatorname{SOME} I) \wedge \\ (\operatorname{boutlein}(\operatorname{ACOME.SOME.}_{-r}, I) = \operatorname{SOME} I) \wedge \\ (\operatorname{boutlein}(\operatorname{CPECE.}_{-r}, I) = \operatorname{SOME} I) \wedge \\ (\operatorname{boutlein}(\operatorname{CPECE.}_{-r}, I) = \operatorname{NOME} I) \wedge \\ (\operatorname{who.read}(\operatorname{ACOME.SOME.}_{-r}, I) = \operatorname{SOME} I) \wedge \\ (\operatorname{who.read}(\operatorname{ACOME.}_{-r}, I) = \operatorname{ACOME.}_{-r}, I) \wedge \\ (\operatorname{who.read}(\operatorname{ACOME.}_{-r}, I) = \operatorname{ACOME.}_{-r}, I) \wedge \\ (\operatorname{who.read}(\operatorname{ACOME.}_{-r}, I) = \operatorname{ACOME.}_{-r}, I) \wedge \\ (\operatorname{who.read}(\operatorname{ACOME.}_{-r}, I) \wedge \\ (who.$	relation_were actions additional-psychonized-with ∧ (viz_threal_latid_a ∈ threads) ∧ estima_respect_location_latida ∧ data_dependency_campaning defore  veil_formed_weak_from_mapping = well_formed_weak_from_mapping = relation_were actions ( <sup>2</sup> ) ∧ (viz_1 × <sup>2</sup> , √ x_2 → 5 x_3 × <sup>2</sup> → 5 → ∞ (x - x^2)) ∧ (viz_1 × <sup>2</sup> , √ x_2 → 5 x_3 × <sup>2</sup> → 5 → ∞ (x - x^2)) ∧ (viz_1 × <sup>2</sup> , √ x_2 → 5 x_3 × <sup>2</sup> → 5 → ∞ (x - x^2)) ∧ (viz_1 x_2 → x_3 × 2 → x	all_se_actions = all_se_actions = (a. (b_se_action = v) b_slock a v) b_sunlock a))  consistent_se_actor = consistent_se_actor = let se_alappen_before =	tet viible segeunes-of-side-direct = visible augeunes-of-direct a- actions through lead and the adequated of period additional synchronized with data dependency control dependency control dependency modification-order happens-before visible side-effect in consistent aut. expert actions through location-kind argument-before a distinct side and appeals and the adequated before additional synchronized with data dependency control dependency of action and the happens-before \( \) consistent actions through location-kind argument-before additional synchronized with data dependency control dependency of action order happens-before \( \) consistent actions through a control through location and the action of a control through a control dependency of action order happens-before visible side-effect visible sequences of side-effects)  [indeterminate_rounds actions through a indeterminate_rounds = \( \) (b. is_round b \( \gamma \) (c. is_round b) \( \gamma \) (c. is_
$\begin{aligned} & [\operatorname{minmay}, \operatorname{soder} \ = \\ & \operatorname{Noxii}] & [\operatorname{Lock} \ , \ , \ ] = \operatorname{Some} \   \   \ \wedge \\ & [\operatorname{location} \left( \operatorname{LNacot} \ , \ , \ ] \ = \ \operatorname{Some} \   \   \ \wedge \\ & [\operatorname{location} \left( \operatorname{Nacot} \ , \ , \ ] \ = \ \operatorname{Some} \   \   \ \wedge \\ & [\operatorname{location} \left( \operatorname{Nacot} \ , \ , \ ] \ - \   \ - \   \   \   \ \rangle \\ & [\operatorname{location} \left( \operatorname{Nacot} \ , \ ] \ - \   \ - \   \   \ - \   \   \   \ \rangle \\ & [\operatorname{location} \left( \operatorname{Nacot} \ , \ ] \ - \   \   \ - \   \   \   \   \   \  $	relation, over actions additional generous mith $\wedge$ (i.e. attendable $A$ ) $\in$ through $A$ ) actions, respect $A$ so the sub- $A$ data dependency $C$ sequenced before  veil_formed_rend_rend_from_mapping = veil_formed_rend_from_mapping = relation, over actions $(-\frac{A}{2}) \wedge ((-\frac{A}{2}) + \frac{A}{2}) + \frac{A}{2} \wedge (-\frac{A}{2}) + \frac$	all_co_actions = all_co_actions = [a (lo_mo_act a v to_beck a v to_moleck a)]  consistent_ac_actor = consistent_ac_actor = let = allopen_becker_ac_ac_actor = let = allopen_becker_ac_ac_ac_ac_ac_ac_ac_ac_ac_ac_ac_ac_ac_	Ist visible sequences of side effects — sinible, asquences of side, effects, as a crises turnuls, business lond as expected adoption and district dependency control
(memory.arder = NOME   ) ∧  (location (LOCK ) = SOME   ) ∧  (location (TNACC ) = SOME   ) ∧  (location (TNACC ) = SOME   ) ∧  (location (ATOMIC.TOME ) = SOME   ) ∧  (location (ATOMIC.TOME ) = SOME   ) ∧  (location (LOCAL ) = SOME   ) ∧  (location (TRUE	relation, over actions additional synchronized with ∧ (v(x thread-lated ± e threads) ∧ estimal respect. Eventure, limited ∧ data dependency: Sequenced before  veil, formed_words_from_mapping = weil_formed_words_from_mapping = relation, over actions ( <sup>2</sup> ) ∧ (v(x) × <sup>2</sup> ) × y > ± y > 5 × 5 × 5 ± 0 × 0 × (x = x²)) ∧ (v(x) × <sup>2</sup> ; y > ± y > 5 × 5 × 5 × 0 × 0 × 0 × 0 × 0 × 0 × 0 ×	all_se_actions = all_se_actions (a. (b_acquest a \times b_action) = (a. (b_acquest a \times b_action) = (a. (b_acquest a \times b_action) = consistent_se_action = consistent_se_action = let e_bacquest_before = logone before   logone befor	Ist visible sequences of side effects — wisible sequences of side effects a strick expense of side effects a strick expense of side effects in consideration and production of the side of side effects in consideration and production of the side effects of side effects in consideration of the side effects of side effects in consideration of the side effects of side effects and si
[mmmory.order = NOSH]  [location (LOCK _ , , ) = SOME	relation_over_actions additional-psychonized-with \ (v(z, threal_at_i d = threads)\) estimate_respect_bootion_black \ deta-dependency = dependency between  veil_formed_areads_from_mapping = well_formed_treads_from_mapping =  relation_over_actions(=^0)\) (v(z, y', y', y > 0 + 0, y' = 0 + 0 + 0 + 0)\) (v(z, y', y', y > 0 + 0, y' = 0 + 0 + 0 + 0)\) (v(z, y', y', y > 0 + 0, y' = 0 + 0 + 0 + 0)\) (v(z, y', y', y > 0 + 0, y' = 0 + 0 + 0 + 0)\) (v(z, y', y', y > 0 + 0, y' = 0 + 0 + 0)\) (v(z, y', y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\)	all_se_actions = all_se_actions =  [2 (s_oun_sets a v ) s_olock a v ) s_ounded a))  consistent_se_actor = consistent_se_actor =  let v_suppress_before =	Interview and a serious control dependency control
(momeny andre = NOME   ↑	relation, over actions additional synchronized with ∧ (v(x thread-lated ± e threads) ∧ estimal respect. Eventure, limited ∧ data dependency: Sequenced before  veil, formed_words_from_mapping = weil_formed_words_from_mapping = relation, over actions ( <sup>2</sup> ) ∧ (v(x) × <sup>2</sup> ) × y > ± y > 5 × 5 × 5 ± 0 × 0 × (x = x²)) ∧ (v(x) × <sup>2</sup> ; y > ± y > 5 × 5 × 5 × 0 × 0 × 0 × 0 × 0 × 0 × 0 ×	Sill_sc_arctions = Sill_sc_arctions = [a (N_smcot a x) in_shock a) vin_smlock a)]  consistent_sc_arcter = consistent_sc_arcter = let us_inprom_before = consistent_sc_arcter in let us_inprom_before = (let us_inst_arcter in let us_inprom_before = (let us_inst_arcter in let us_inprom_before = (let us_inst_arcter in let us_inst_arcter in	Interview of the order of the control of the contro
(memory.arder. = NONE)  (bosation (LOCK ) = SOME ↑) (bosation (LOCK ) = SOME ↑) (bosation (LOCK ) = SOME ↑) (bosation (ATOMIC.LOCK ) = SOME ↑) (bosation (ATOMIC.LOCK	relation, over actions additional synchronized with $\land$ (ivea through Laid $x \in \text{through})$ and $x \in \text{through}$ and $x \in \text{through}$ and $x \in \text{through}$ are the synchronized before well. Learned, rends, from _mapping = well, formed_rends, formed_rends_, formed_rends_, formed_rends_, form	All paractions = all paractions     (a (paragram a v) in plants a v) in parallel     (a (paragram a v) in plants a v) in parallel     (a (paragram a v) in plants a v) in parallel     (a (paragram a v) in parallel     (a (parallel a parallel	Ist with sequences of side effects — wisible sequences of with effects as actions through broad in the dependency control dependency modification order happens before visible side effect in consideration and production and production and production and the dependency control dependency or modification order happens before \(\times \) consideration control happens before \(\times \) consideration c
[mmmory.order = NOSH]  [location (LOCK _ J) = SOME f) ∧ [location (DNLOCK _ J) = SOME f) ∧ [location (DNLOCK _ J) = SOME f) ∧ [location (ATOMIC_LAND _ J _ J) = SOME f) ∧ [location (LOCATIO_LAND _ J _ J) = SOME f) ∧ [location (LOCATIO_LAND _ J _ J) = SOME f) ∧ [location (LOCATIO_LAND _ J _ J) = SOME f) ∧ [location (LOCATIO_LAND _ J _ J) = SOME f) ∧ [location (PSOME _ J _ J) = SOME f) ∧ [location (PSOME _ J _ J) = SOME f) ∧ [location (PSOME _ J _ J) = SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [location (LOCATIO_LAND _ J _ J) = SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [locat	relation, over actions additional synchronized with $\land$ (ivea throad Label $a \in \text{throad}$ ) $\land$ and $a \in \text{throad}$ ) $\land$ data dependency $\subseteq$ segmenced before  well, formed, rends, from, assigning $a = \text{well, formed, rends, from, assigning } = \text{relation, over a series } (-1) \land (ix   x' \lor b x x' = b \land x' = b \Rightarrow (x = x')) \land (ix_{a} \lor x' \lor b x x' = b \land x' = b \Rightarrow (x = x')) \land (ix_{a} \lor x' \Rightarrow b \land x' = b \Rightarrow (x = x')) \land (ix_{a} \lor x' \Rightarrow b \Rightarrow (x = x' \Rightarrow b \Rightarrow (x = x')) \land (ix_{a} \lor x \Rightarrow (x \Rightarrow x' \Rightarrow b \Rightarrow (x \Rightarrow x' \Rightarrow x' \Rightarrow x' \Rightarrow x' \Rightarrow x' \Rightarrow x' \Rightarrow x'$	Consistent and Languarities   (a (Samparit and Value & Value and Value & Value and Value & Val	Ist with sequences of side fettics — sinible augments of times fettical augment before in consideration and the adaption of the augment of the consideration of the augment of the consideration and the adaption of the augment of the consideration of the augment
(momeny andre = NOME   ↑	relation_rever actions additional-psychonized-with ∧ (viz_threal_abit_a ∈ threads) ∧ estimate_respect_bootion_thickn , estimate_respect_bootion_thickn , (viz_s's', viz_s > b, o'_s = b = b = (s = s')) ∧ (viz_s > c', viz_s > b, o'_s = b = b = (s = s')) ∧ (viz_s > c', viz_s > b, o'_s = b = c, o'_s > b), (viz_s = c', viz_s > c, o'_s > c, o'_s > c, o'_s > c), (viz_s = c', viz_s > c, o'_s > c, o'_s > c, o'_s > c), (viz_s = c', viz_s > c, o'_s > c, o'_s > c, o'_s > c), (viz_s = c', viz_s > c, o'_s > c, o'_s > c, o'_s > c), (viz_s = c', viz_s > c, o'_s > c, o'_s > c, o'_s > c), (viz_s = c', viz_s > c, o'_s > c, o'_s > c, o'_s > c, o'_s > c), (viz_s = c', viz_s > c, o'_s > c,	Consistent = 10	Ist with sequences of side deficts — sinible sequenced deficts and specification order in the side of
(momery-order_= NONS)  (bosation (LOCK, I) = SOME I) ∧ (bosation (LOCK, I) = SOME I) ∧ (bosation (LOCK, I) = SOME I) ∧ (bosation (LOCM, I) = SOME I) ∧ (bosation (STOME, I) = SOME I) ∧ (bosation (STOME, I) = SOME I) ∧ (cubic_read (ATOME_, LOCM, I) = SOME I) ∧ (cubic_read (ATOME_, I) = SOME I) ∧ (cubic_read (ATOME_, I) = SOME I) ∧ (cubic_read (LOCM, I) = SOME I) ∧ (cubic_written (ATOME_, I) = SOME I) ∧ (cubic_written (ATOME_, I) = SOME I) ∧ (cubic_written (ATOME_, I) = SOME I) ∧ (cubic_written (LOCM, I) = SOME II → F	relation, over actions additional synchronized with $\land$ (iv. a thread Laid $A = 0$ threshold) and the state of the state	Committee   Comm	Interview and actions through actions through because which appears before visible sequences of sites deficed—in considerations are interview language before in consideration and the action of the a
(content (LOCK _ , ) = SOME () ∧ (boatton (LOCK _ , ) = SOME () ∧ (boatton (DALOCK _ , ) = SOME () ∧ (boatton (LOCK _ , ) = SOME () ∧ (boatton (LOCM _ , ) = SOME () ∧ (boatton (LOCM _ , ) = SOME () ∧ (boatton (LOCM _ , ) = SOME () ∧ (boatton (LOCM _ , ) = SOME () ∧ (boatton (LOCM _ , ) = SOME () ∧ (boatton (LOCM _ , ) = SOME () ∧ (boatton (LOCM _ , ) = SOME () ∧ (content (PENCE _ , ) = SOME () ∧ (color-cont (LOCM _ , ) =	relation, over actions additional synchronized with ∧ (vex shrould-kind → e chemish).  dist a dependency ⊆ sequenced before  well_fermed_rend_from_suppling well_fermed_rends_from_unappling =	Consistent = 10	Ist with sequences of side deficts — sinible sequenced deficts and specification order in the side of
(memory ander =   NOME   ) ∧   (location (LOCK , ) = SOME   ) ∧   (location (LOCK , )	relation_rever actions additional-porkeronized-with \(\text{(vca. threal-lated_ise or extended)}\) relation_rever actions (a) = 0 changes of the content of	consistent_set_archer = consistent_set_archer = let us_inpremi>folice =	Interview and actions through a property and actions through because defence a strict and property of the control dependency of sc modification actions through because the control c
[mmmoy_noter_= Noxit]  [location (LOCK	relation, over actions additional synchronized with ∧ (vs. through Laid → et chunds).  dist a dependency ⊆ sequenced before  well_fermed_rend_from_supplieg = well_fermed_rends_from_unappling	all_se_artions = all_se_artions     (a (se_artions = all_se_artions = (a (se_artions = v) * k_1 sin k v) * k_2 ranket x)    consistent_se_artier = consistent_se_artier =     ket se_artier_se_art	Interview and processes of all the first — wisible augments—of the first — set actions through brain before a different as actions through brain or considered interval disprends and the action of the considered interval brain and the action of the action of the considered interval brain and the action of the action of the considered interval brain and the action of the ac
[montony_noter_= NOSS]  [boation (LOCK, f) = SOME f) ∧ [boation (CANCO, f) = SOME f) ∧ [boation (CANCO, f) = SOME f) ∧ [boation (ATOMIC_STOME, f) = SOME f) ∧ [continue for f) = SOME f) ∧ [continue f) = SOME f) ∧ [continue for f) = SOME f) ∧ [continue f) → [continue f) = SOME f) ∧ [continue f) → [continue f) = SOME f) ∧ [continue f) → [continue f) = SOME f) ∧ [continue f) → [continue f) → [continue f) = SOME f) ∧ [continue f) →	relation_rever actions additional-postconized-with \ (v(z. threal_Lited_a ∈ threals))   estimate_respect_location_latheth \ (v(z. threal_Lited_a ∈ threals))   estimate_respect_location_latheth \ (v(z. threal_Lited_a) ∈ threal_lited_a)   estimate_respect_location_latheth \ (v(z. threal_lited_a) ∈ threal_lited_a)   evel_location_latheth_respect_location_latheth \ (z. z. z. threal_lited_a)   evel_location_latheth_respect_location_latheth	consistent_st_archer = consistent_st_archer = let us_injugen_before =	Interview and actions through a property of the defects of the sequence of side and percentage defects of additional synchronized with that a dependency control dependency and files along the control of the sequence of the
(memory.order_= NONE)  (bocation (LOCK, f) = SOME f) ∧ (bocation (TANDOK, f) = SOME f) ∧ (bocation (TANDOK, f) = SOME f) ∧ (bocation (ATOMIC_LOAD, -1) = SOME f) ∧ (bocation (ATOMIC_LOAD, -1, -1) = SOME f) ∧ (bocation (ATOMIC_LOAD, -1, -1) = SOME f) ∧ (bocation (ATOMIC_LOAD, -1, -1) = SOME f) ∧ (bocation (STOME, -1, -1) = SOME f) ∧ (bocation (STOME, -1, -1) = SOME f) ∧ (continue, TENDOK, -1, -1	relation, over actions additional synchronized with ∧ (vs. through Laid → et chunds).  dist a dependency ⊆ sequenced before  well_fermed_rend_from_supplieg = well_fermed_rends_from_unappling	all_se_artions = all_se_artions     (a (se_artions = all_se_artions = (a (se_artions = v) * k_1 sin k v) * k_2 ranket x)    consistent_se_artier = consistent_se_artier =     ket se_artier_se_art	Interview and a second control of the control of th

# Is C++11 hopelessly complicated?

Programmers cannot be given this model.

However, with a formal definition, we can do proofs!

- Can we compile to x86?

- Can we compile to Power?

Operation	x86 Implementation
load(non-seq_cst)	mov
load(seq_cst)	lock xadd(0)
store(non-seq_cst)	mov
$store(seq\_cst)$	lock xchg
fence(non-seq_cst)	no-op

C++0x Operation	POWER Implementation	
Non-atomic Load	ld	
Load Relaxed	ld	
Load Consume	1d (and preserve dependency)	
Load Acquire	ld; cmp; bc; isync	
Load Seq Cst	sync; ld; cmp; bc; isync	
Non-atomic Store	st	
Store Relaxed	st	
Store Release	lwsync; st	
Store Seq Cst	sync; st	

# Is C++11 hopelessly complicated?

#### Simplifications:

Full model: visible sequences of side effects are unneeded (HOL4)

Derivative models:

- without consume, happens-before is transitive
- DRF programs using only seq\_cst atomics are SC (false)

```
atomic_int x = 0;
atomic_int y = 0;
if (1 == x.load(seq_cst)) | if (1 == y.load(seq_cst))
atomic_init(&y, 1);
atomic_init(&x, 1);
```

atomic\_init is a non-atomic write, and in C++11 they race.






#### Fixed:

- in some cases, happens-before was cyclic
- coherence
- seq\_cst atomics were more broken

#### Not fixed:

- self satisfying conditional



- seq\_cst atomics are still not SC

3. A word on dynamic techniques for data-race detection

#### Data race detection

Modern high-performance dynamic race detectors are based either on:

happens-before ordering

lockset computation

reconstruct happens-before order in the current execution report a race if intersection if two conflicting accesses are not related by hb

records which locks protect
every memory access
report a race if intersection of all
locksets for a variable is empty

sound

popularised by Eraser (Savage et al.) '97

drawback: misses races occurring on rare executions

can detect races not observed in the execution being monitored

drawback: unsound (false positives)


## Examples of lockset computation

```
lock(b)
                   lock(a)
     lock(a)
                   x=2
     x=1
                   unlock(a)
     unlock(a)
           1:L(b);1:L(a);1:Wx1;1:U(a);2:L(a);2:Wx2;2:U(a)
locks held: 1:b
                                         2:a
                 1:b,a
C(x):
                              x:a,b
                                                     x:a
                lockset for x non-empty at the end, no data-race
     lock(b)
                   lock(c)
     lock(a)
                   x=2
     x=1
                   unlock(c)
     unlock(a)
       1:L(b);1:L(a);1:Wx1;1:U(a);2:L(c);2:Wx2;2:U(c)
C(x):
                        x:a,b
                                              x:empty
                  lockset for x empty at the end, possible data-race
```

## lockset vs happens-before

```
y=1 | lock(a)
lock(a) | x=2
x=1 | unlock(a)
unlock(a) | y=2
```

If only the execution below is observed:



happens-before computation does not report a race.

Lockset computation detects instead that accesses to y are unprotected and reports a possible race.

# lockset vs happens-before (2)

```
y=1
lock(a)
tmp=x
x=1
unlock(a)
tmp=x
then print y
This program instead is DRF.
```

Happens-before computation will not report a race (no matter which execution is observed)

Since accesses to y are unprotected, locksets computation reports a false positive.

#### Data race detection

Modern high-performance dynamic race detectors are based either on:

happens-before ordering

lockset computation

reconstruct happens-before order in the current execution report a race if intersection if two conflicting accesses are not related by hb

records which locks protect
every memory access
report a race if intersection of all
locksets for a variable is empty

sound


popularised by Eraser (Savage et al.) '97

drawback: misses races occurring on rare executions

can detect races not observed in the execution being monitored

drawback: unsound (false positives)

### Data race detection






4. Sketch of an operational formalisation of x86-TSO

...starting with a formalisation of SC

# Separate language and memory semantics

```
class ArrayWrapper
   public:
        ArrayWrapper (int n)
            : p vals( new int[ n ] )
            , size(n)
        // copy constructor
        ArrayWrapper (const ArrayWrapper& other)
            : p vals( new int[ other. size
            , _size( other._size )
            for ( int i = 0; i < size; ++i )</pre>
                p vals[ i ] = other. p vals[ i ];
        ~ArrayWrapper ()
            delete [] p vals;
    private:
    int * p vals;
    int size;
```



program semantics defined via an LTS

memory semantics defined via an LTS

Labels for interaction:

 $W_t[a]v$ : a write of value v to address a by thread t

R<sub>t</sub>[a]v: a read of v from a by t by thread t

+ other events for barriers and locked instructions

Separate language and memory semantics

Separate language and state semantics proved to be a very good choice in many (unrelated) projects I worked on!

semantics defined via an LTS

semantics defined via an LTS

Labels for interaction:

class Arr

int

 $W_t[a]v$ : a write of value v to address a by thread t

R<sub>t</sub>[a]v: a read of v from a by t by thread t

+ other events for barriers and locked instructions

# A tiny language

```
address (or pointer value)
location, x, m
              integer
integer, n
thread_id, t thread id
k, i, j
                               expression
expression, e
                                 integer literal
                                 read from pointer
                     *x
                                 write to pointer
                     *x = e
                    e;e'
                                 sequential composition
                    e + e'
                                 plus
                               process
process, p
                                 thread
                                 parallel composition
```

## What can a thread do in isolation?

$$e \xrightarrow{l} e'$$

 $e \xrightarrow{l} e' \mid e \text{ does } l \text{ to become } e'$ 

$$\xrightarrow[*x \xrightarrow{\mathsf{R}\,x=n} n]{\mathsf{READ}}$$

$$\xrightarrow{*x = n \xrightarrow{\mathsf{W}\, x = n} n} \quad \mathsf{WRITE}$$

$$\frac{e \xrightarrow{l} e'}{*x = e \xrightarrow{l} *x = e'} \quad \text{WRITE\_CONTEXT}$$

$$\frac{}{n;\,e\xrightarrow{\tau}e}\quad {\rm SEQ}$$

$$rac{e_1 \stackrel{l}{
ightarrow} e_1'}{e_1; e_2 \stackrel{l}{
ightarrow} e_1'; e_2}$$
 SEQ\_CONTEXT

$$rac{e_1 \stackrel{l}{
ightarrow} e_1'}{e_1 + e_2 \stackrel{l}{
ightarrow} e_1' + e_2}$$
 PLUS\_CONTEXT\_1

$$\frac{e_2 \xrightarrow{l} e_2'}{n_1 + e_2 \xrightarrow{l} n_1 + e_2'} \quad \text{PLUS\_CONTEXT\_2}$$

$$rac{n=n_1+n_2}{n_1+n_2\stackrel{ au}{
ightarrow} n}$$
 PLUS

Observe that we can read an arbitrary value from the memory.

# Example

Show that the expression:

$$(*x = *y); *x$$

can perform the following trace:

$$(*x = *y); *x \xrightarrow{Ry=7} \xrightarrow{Wx=7} \xrightarrow{\tau} \xrightarrow{Rx=9} 9$$

# Lifting to processes

$$p \xrightarrow{l_t} p'$$

 $p \xrightarrow{l_t} p' \mid p \text{ does } l_t \text{ to become } p'$ 

$$\frac{e \xrightarrow{l} e'}{t:e \xrightarrow{l_t} t:e'} \quad \mathsf{THREAD}$$

 $\frac{p_1 \xrightarrow{l_t} p_1'}{p_1|p_2 \xrightarrow{l_t} p_1'|p_2} \quad \mathsf{PAR\_CONTEXT\_LEFT}$ 

$$\frac{p_2 \xrightarrow{l_t} p_2'}{p_1|p_2 \xrightarrow{l_t} p_1|p_2'} \quad \mathsf{PAR\_CONTEXT\_RIGHT}$$

Actions are labelled by the thread that performed the action.

Free interleaving.

# A sequentially consistent memory

Take M to be a function from addresses to integers.

$$M \xrightarrow{l} M'$$
 M does  $l$  to become  $M'$ 

$$\frac{M(x) = n}{M \xrightarrow{\mathsf{R} \, x = n} M}$$
 MREAD

$$\overline{M \xrightarrow{\mathsf{W}\, x = n} M \oplus (x \mapsto n)}$$
 MWRITE

# SC semantics: whole system transitions

**STAU** 


$$s \xrightarrow{l_t} s'$$
 s does  $l_t$  to become  $s'$ 

$$\begin{array}{c} p \xrightarrow{\mathsf{R}_t \, x = n} p' \\ \frac{M \xrightarrow{\mathsf{R} \, x = n} p'}{\langle p, \, M \rangle \xrightarrow{\mathsf{R}_t \, x = n} \langle p', \, M' \rangle} & \mathsf{SREAD} \\ \hline p \xrightarrow{\mathsf{W}_t \, x = n} p' \\ \frac{M \xrightarrow{\mathsf{W} \, x = n} p'}{\langle p, \, M \rangle \xrightarrow{\mathsf{W}_t \, x = n} \langle p', \, M' \rangle} & \mathsf{SWRITE} \\ \hline \frac{p \xrightarrow{\tau_t} p'}{\langle p, \, M \rangle \xrightarrow{\tau_t} \langle p', \, M \rangle} & \mathsf{STAU} \end{array}$$

Synchronising between the processes and the memory.

# SC semantics, example

All threads read and write the shared memory. Threads execute asynchronously, the semantics allows any interleaving of the thread transitions.



Each interleaving has a linear order of reads and writes to memory.



# A sequentially consistent memory

Take M to be a function from addresses to integers.

$$M \xrightarrow{l} M'$$


 $M \xrightarrow{l} M'$  M does l to become M'

$$\frac{M(x) = n}{M \xrightarrow{\mathsf{R}\, x = n} M} \quad \mathsf{MREAD}$$

$$M \xrightarrow{\mathsf{W}\, x = n} M \oplus (x \mapsto n)$$

MWRITE

### x86-TSO abstract machine



### x86-TSO abstract machine

- The store buffers are FIFO. A reading thread must read its most recent buffered write, if there is one, to that address; otherwise reads are satisfied from shared memory.
- To execute a LOCK'd instruction, a thread must first obtain the global lock. At the end of the instruction, it flushes its store buffer and relinquishes the lock. While the lock is held by one thread, no other thread can read.
- A buffered write from a thread can propagate to the shared memory at any time except when some other thread holds the lock.

ues

# x86-tso: a formalisation using an LTS

The machine state **s** can be represented by a tuple (M,B,L):

```
M : address -> value option
```

B : tid -> (address \* value) list

L : tid option

#### where:

M is the shared memory, mapping addresses to values

B gives the store buffer for each thread

L is the global machine lock indicating when a thread has exclusive access to memory (omitted in these slides)

# x86-tso abstract machine: selected transition rules

t is *not blocked* in machine state s = (M,B,L) if [... or] the lock is not held.

In buffer B(t) there are *no pending writes* for address x if there are no (x,v) elements in B(t).

#### RM: Read from memory

$$\text{not\_blocked}(s, t)$$
 $s.M(x) = v$ 
 $\text{no\_pending}(s.B(t), x)$ 
 $\hline
 s \xrightarrow{R_t x = v} s$ 

Thread t can read v from memory at address x if t is not blocked, the memory does contain v at x, and there are no writes to x in t's store buffer.

# x86-tso abstract machine: selected transition rules

#### RB: Read from write buffer

$$\operatorname{not\_blocked}(s,t)$$
 $\exists b_1 \ b_2. \ s.B(t) = b_1 ++ [(x,v)] ++ b_2$ 
 $\operatorname{no\_pending}(b_1,x)$ 
 $\exists b_1 \ b_2 \cdot s.B(t) = b_1 ++ [(x,v)] ++ b_2$ 
 $\exists b_1 \ b_2 \cdot s.B(t) = b_1 ++ [(x,v)] ++ b_2$ 

Thread t can read v from its store buffer for address x if t is not blocked and has v as the newest write to x in its buffer;

# x86-tso abstract machine: selected transition rules

#### WB: Write to write buffer

$$s \quad \xrightarrow{\mathsf{W}_t \, x = v} \quad s \oplus \{\!\!\{ B := s.B \oplus (t \mapsto ([(x,v)] +\!\!\!\!+\!\!\!\!s.B(t))) \}\!\!\}$$

Thread t can write v to its store buffer for address x at any time;

WM: Write from write buffer to memory

$$not\_blocked(s, t)$$
  
 $s.B(t) = b ++[(x, v)]$ 

$$s \xrightarrow{ au_{t \, x=v}} s \oplus \langle\!\!\langle M := s.M \oplus (x \mapsto v) \rangle\!\!\rangle \oplus \langle\!\!\langle B := s.B \oplus (t \mapsto b) \rangle\!\!\rangle$$

If t is not blocked, it can silently dequeue the oldest write from its store buffer and place the value in memory at the given address, without coordinating with any hardware thread



# 5. Hunting compiler concurrency bugs



```
int a = 1;
int b = 0;
```

#### Thread 1

```
int s;
for (s=0; s!=4; s++) {
   if (a==1)
     return NULL;
   for (b=0; b>=26; ++b)
   ;
}
```

#### Thread 2

```
b = 42;
printf("%d\n", b);
```

```
int a = 1;
int b = 0;
```

#### Thread 1

```
int s;
for (s=0; s!=4; s++) {
   if (a==1)
     return NULL;
   for (b=0; b>=26; ++b)
   ;
}
```

#### Thread 2

```
b = 42;
printf("%d\n", b);
```

```
int a = 1;
int b = 0;
```

#### Thread 1

```
int s;
for (s=0; s!=4; s++) {
   if (a==1)
     return NULL;
   for (b=0; b>=26; ++b)
   ;
}
```

#### Thread 2

```
b = 42;
printf("%d\n", b);
```

```
int a = 1;
int b = 0;
```

#### Thread 1

```
int s;
for (s=0; s!=4; s++) {
   if (a==1)
     return NULL;
   for (b=0; b>=26; ++b)
   ;
}
```

#### Thread 2

```
b = 42;
printf("%d\n", b);
```

```
int a = 1;
int b = 0;
```

#### Thread 1

```
int s;
for (s=0; s!=4; s++) {
   if (a==1)
     return NULL;
   for (b=0; b>=26; ++b)
   ;
}
```

#### Thread 2

```
b = 42;
printf("%d\n", b);
```

```
int a = 1;
int b = 0;
```

#### Thread 1

```
int s;
for (s=0; s!=4; s++) {
   if (a==1)
     return NULL;
   for (b=0; b>=26; ++b)
   ;
}
```

#### Thread 2

```
b = 42;
printf("%d\n", b);
```

```
int a = 1;
int b = 0;
```

#### Thread 1

```
int s;
for (s=0; s!=4; s++) {
   if (a==1)
     return NULL;
   for (b=0; b>=26; ++b)
   ;
     The
```

#### Thread 2

```
b = 42;
printf("%d\n", b);
```

Thread 1 returns without modifying b.

```
int a = 1;
int b = 0;
```

#### Thread 1

```
int s;
for (s=0; s!=4; s++) {
   if (a==1)
     return NULL;
   for (b=0; b>=26; ++b)
   ;
     .
```

#### Thread 2

```
b = 42;
printf("%d\n", b);
```

Thread 1 returns without modifying b.

Since Thread 1 does not update **b**, program is data-race free (DRF)

```
int a = 1;
int b = 0;
```

#### Thread 1

```
int s;
for (s=0; s!=4; s++) {
   if (a==1)
     return NULL;
   for (b=0; b>=26; ++b)
   ;
}
```

#### Thread 2

```
b = 42;
printf("%d\n", b);
```

Thread 1 returns without modifying b.

Since Thread 1 does not update **b**, program is data-race free (DRF)

DRF programs must only exhibit sequentially consistent behaviours C11/C++11 standard

```
int a = 1;
int b = 0;
```

#### Thread 1

```
int s;
for (s=0; s!=4; s++) {
   if (a==1)
     return NULL;
   for (b=0; b>=26; ++b)
   ;
}
```

#### Thread 2

```
b = 42;
printf("%d\n", b);
```

Thread 1 returns without modifying b.

Since Thread 1 does not update **b**, program is *data-race free* (*DRF*)

DRF programs must only exhibit sequentially consistent behaviours

C11/C++11 standard

This program only prints 42.

```
int a = 1;
int b = 0;
```

#### Thread 1

```
int s;
for (s=0; s!=4; s++) {
   if (a==1)
     return NULL;
   for (b=0; b>=26; ++b)
   ;
}
```

#### Thread 2

```
b = 42;
printf("%d\n", b);
```

```
int a = 1;
int b = 0;
```

#### Thread 1

```
int s;
for (s=0; s!=4; s++) {
   if (a==1)
     return NULL;
   for (b=0; b>=26; ++b)
   ;
}
```

#### Thread 2

```
b = 42;
printf("%d\n", b);
```

```
int a = 1;
int b = 0;
```

#### Thread 1

```
int s;
for (s=0; s!=4; s++) {
   if (a==1)
     return NULL;
   for (b=0; b>=26; ++b)
   ;
}
```

#### Thread 2

```
b = 42;
printf("%d\n", b);
```



...sometimes we get 0 on the screen

```
int s;
for (s=0; s!=4; s++) {
   if (a==1)
     return NULL;
   for (b=0; b>=26; ++b)
   ;
}
```

```
gcc 4.7 -O2
```

```
int s;
for (s=0; s!=4; s++) {
   if (a==1)
     return NULL;
   for (b=0; b>=26; ++b)
   ;
}
```

```
movl a(%rip), %edx # load a into edx
movl b(%rip), %eax # load b into eax
testl %edx, %edx # if a!=0
jne .L2 # jump to .L2
movl $0, b(%rip)
ret
.L2:
movl %eax, b(%rip) # store eax into b
xorl %eax, %eax # store 0 into eax
ret # return
```

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
        return NULL;
    for (b=0; b>=26; ++b)
    ;
}
```

The outer loop can be (and is) optimised away

```
movl a(%rip), %edx  # load a into edx
movl b(%rip), %eax  # load b into eax
testl %edx, %edx  # if a!=0
jne .L2  # jump to .L2
movl $0, b(%rip)
ret
.L2:
movl %eax, b(%rip)  # store eax into b
xorl %eax, %eax  # store 0 into eax
ret  # return
```

```
gcc 4.7 -O2
```

```
int s;
for (s=0; s!=4; s++) {
   if (a==1)
     return NULL;
   for (b=0; b>=26; ++b)
   ;
}
```

```
movl a(%rip), %edx  # load a into edx
movl b(%rip), %eax  # load b into eax
testl %edx, %edx  # if a!=0
jne .L2  # jump to .L2
movl $0, b(%rip)
ret
.L2:
movl %eax, b(%rip)  # store eax into b
xorl %eax, %eax  # store 0 into eax
ret  # return
```

```
gcc 4.7 -O2
```

```
int s;
for (s=0; s!=4; s++) {
   if (a==1)
    return NULL;
   for (b=0; b>=26; ++b)
   ;
}
```

```
movl a(%rip), %edx # load a into edx
movl b(%rip), %eax # load b into eax
testl %edx, %edx # if a!=0
jne .L2 # jump to .L2
movl $0, b(%rip)
ret
.L2:
movl %eax, b(%rip) # store eax into b
xorl %eax, %eax # store 0 into eax
ret # return
```

```
gcc 4.7 -O2
```

```
int s;
for (s=0; s!=4; s++) {
   if (a==1)
     return NULL;
   for (b=0; b>=26; ++b)
   ;
}
```

```
movl a(%rip), %edx # load a into edx
movl b(%rip), %eax # load b into eax
testl %edx, %edx # if a!=0
jne .L2 # jump to .L2
movl $0, b(%rip)
ret
.L2:
movl %eax, b(%rip) # store eax into b
xorl %eax, %eax # store 0 into eax
ret # return
```

```
gcc 4.7 -O2
```

```
int s;
for (s=0; s!=4; s++) {
   if (a==1)
     return NULL;
   for (b=0; b>=26; ++b)
   ;
}
```

```
movl a(%rip), %edx  # load a into edx
movl b(%rip), %eax  # load b into eax
testl %edx, %edx  # if a!=0
jne .L2  # jump to .L2
movl $0, b(%rip)
ret
.L2:
movl %eax, b(%rip)  # store eax into b
xorl %eax, %eax  # store 0 into eax
ret  # return
```

```
gcc 4.7 -O2
```

```
int s;
for (s=0; s!=4; s++) {
   if (a==1)
     return NULL;
   for (b=0; b>=26; ++b)
   ;
}
```

```
movl a(%rip), %edx  # load a into edx
movl b(%rip), %eax  # load b into eax
testl %edx, %edx  # if a!=0
jne .L2  # jump to .L2
movl $0, b(%rip)
ret
.L2:
movl %eax, b(%rip)  # store eax into b
xorl %eax, %eax  # store 0 into eax
ret  # return
```

# The compiled code saves and restores **b**

Correct in a sequential setting, but...

```
movl a(%rip), %edx  # load a into edx
movl b(%rip), %eax  # load b into eax
testl %edx, %edx  # if a!=0
jne .L2  # jump to .L2
movl $0, b(%rip)
ret
.L2:
movl %eax, b(%rip)  # store eax into b
xorl %eax, %eax  # store 0 into eax
ret  # return
```

```
int a = 1;
int b = 0;
```

#### Thread 1

```
movl a(%rip),%edx
movl b(%rip),%eax
testl %edx, %edx
jne .L2
movl $0, b(%rip)
ret
.L2:
movl %eax, b(%rip)
xorl %eax, %eax
ret
```

#### Thread 2

```
b = 42;
printf("%d\n", b);
```

```
int a = 1;
int b = 0;
```

#### Thread 1

# movl a(%rip),%edx movl b(%rip),%eax testl %edx, %edx jne .L2 movl \$0, b(%rip) ret .L2: movl %eax, b(%rip) xorl %eax, %eax ret

#### Thread 2

```
b = 42;
printf("%d\n", b);
```

- Read a (1) into edx

int 
$$a = 1$$
;  
int  $b = 0$ ;

#### Thread 1

```
movl a(%rip),%edx
movl b(%rip),%eax
testl %edx, %edx
jne .L2
movl $0, b(%rip)
ret
.L2:
movl %eax, b(%rip)
xorl %eax, %eax
ret
```

#### Thread 2

```
b = 42;
printf("%d\n", b);
```

- Read a (1) into edx
- Read b (0) into eax

```
int a = 1;
int b = 0;
```

#### Thread 1

```
movl a(%rip),%edx
movl b(%rip),%eax
testl %edx, %edx
jne .L2
movl $0, b(%rip)
ret
.L2:
movl %eax, b(%rip)
xorl %eax, %eax
ret
```

#### Thread 2

```
b = 42;
printf("%d\n", b);
```

- Read a (1) into edx
- Read b (0) into eax
- Store 42 into b

int 
$$a = 1$$
;  
int  $b = 0$ ;

#### Thread 1

ret

```
movl a(%rip),%edx
movl b(%rip),%eax
testl %edx, %edx
jne .L2
movl $0, b(%rip)
ret
.L2:
movl %eax, b(%rip)
xorl %eax, %eax
```

#### Thread 2

```
b = 42;
printf("%d\n", b);
```

- Read a (1) into edx
- Read b (0) into eax
- Store 42 into b
- Store eax (0) into b

```
int a = 1;
int b = 0;
```

#### Thread 1

```
movl a(%rip),%edx
movl b(%rip),%eax
testl %edx, %edx
jne .L2
movl $0, b(%rip)
ret
.L2:
movl %eax, b(%rip)
xorl %eax, %eax
ret
```

#### Thread 2

```
b = 42;
printf("%d\n", b);
```

- Read a (1) into edx
- Read b (0) into eax
- Store 42 into b
- Store eax (0) into b
- Print b... 0 is printed

# The compiled code saves and restores b

Correct in a sequential setting

Introduces unexpected behaviours in some concurrent context

```
ret
.L2:

movl %eax, b(%rip)
xorl %eax, %eax
ret
```

- Read a (1) into edx
- Read b (0) into eax
- Store 42 into b
- Store eax (0) into b
- Print b... 0 is printed

The compiled code saves and restores b

Correct in a sequential setting

Introduces unexpected behaviours in some concurrent context

# This is a concurrency compiler bug

movl %eax, b(%rip)
xorl %eax, %eax
ret

- Read b (0) into eax


- Store 42 into b

- Store eax (0) into b

- Print b... 0 is printed

# Compiler testing: state of the art

Yang, Chen, Eide, Regehr - PLDI 2011




# Compiler testing: state of the art

Yang, Chen, Eide, Regehr - PLDI 2011

### Random




Reported hundreds of bugs on various versions of gcc, clang and other compilers



# Compiler testing: state of the art

Yang, Chen, Eide, Regehr - PLDI 2011



# Hunting concurrency compiler bugs?

How to deal with non-determinism?

How to generate non-racy interesting programs?

How to capture all the behaviours of concurrent programs?

A compiler can optimise away behaviours:

how to test for correctness?

limit case: two compilers generate correct code with disjoint final states

# Idea

C/C++ compilers support separate compilation Functions can be called in arbitrary non-racy concurrent contexts




C/C++ compilers can only apply transformations sound with respect to an arbitrary non-racy concurrent context


Hunt concurrency compiler bugs

\_


search for transformations of sequential code not sound in an arbitrary non-racy context



only transformations sound in any concurrent non-racy context?



Cannot match some events ——— detect compiler bug



# Contributions

Sound optimisations in the C11/C++11 memory model extending Sevcik's work on an idealised DRF model - PLDI 11

A tool to hunt concurrency bugs in C and C++ compilers


Interaction with GCC developers

# Sound Optimisations in the C11/C++11 Memory Model

Compiler Writer



Semanticist



# Compiler Writer



Sophisticated program analyses Fancy algorithms Source code or IR

Operations on AST

### Semanticist



# Compiler Writer



Sophisticated program analyses Fancy algorithms Source code or IR

Operations on AST

### Semanticist



```
for (int i=0; i<2; i++) {
  z = i;
  x[i] += Y+1;
}</pre>
```

# Compiler Writer



Sophisticated program analyses Fancy algorithms Source code or IR

Operations on AST

### Semanticist



```
tmp = y+1;
for (int i=0; i<2; i++) {
  z = i;
  x[i] += tmp;
}</pre>
```

# Compiler Writer



Sophisticated program analyses Fancy algorithms Source code or IR

Operations on AST

### Semanticist



Elimination of run-time events Reordering of run-time events Introduction of run-time events

Operations on sets of events

```
tmp = y+1;
for (int i=0; i<2; i++) {
  z = i;
  x[i] += tmp;
}</pre>
```

# Compiler Writer



Sophisticated program analyses Fancy algorithms Source code or IR

Operations on AST

### Semanticist



Elimination of run-time events Reordering of run-time events Introduction of run-time events

Operations on sets of events

```
tmp = y+1;
for (int i=0; i<2; i++) {
  z = i;
  x[i] += tmp;
}</pre>
```

```
Store z 0
Load y 42
Store x[0] 43
Store z 1
Load y 42
Store x[1] 43
```

# Compiler Writer



Sophisticated program analyses Fancy algorithms Source code or IR

Operations on AST

```
tmp = y+1;
for (int i=0; i<2; i++) {
  z = i;
  x[i] += tmp;
}</pre>
```

### Semanticist



Elimination of run-time events Reordering of run-time events Introduction of run-time events


Operations on sets of events

```
Load y 42
Store z 0

Store x[0] 43
Store z 1


Store x[1] 43
```

# Elimination of overwritten writes



Under which conditions is it correct to eliminate the first store?

# Elimination of overwritten writes



Under which conditions is it correct to eliminate the first store?

What is the semantics of C11/C++11 concurrent code?

# The C11/C++11 memory model

C11/C++11 are based on the DRF approach:

- racy code is undefined
- race-free code must exhibit only sequentially consistent behaviours
- main synchronisation mechanism: lock/unlock

Escape mechanism for experts, low-level atomics:

- races allowed
- attributes on accesses specify their semantics:

MO\_SEQ\_CST MO\_RELEASE/MO\_ACQUIRE MO\_RELAXED

$$g = 0$$
; atomic  $f = 0$ ;

### Thread 1

```
g = 42;
f.store(1,MO_RELEASE);
```

### Thread 2

```
while (f.load(MO_ACQUIRE)==0);
printf ("%d",g)
```

$$g = 0$$
; atomic  $f = 0$ ;

### Thread 1

```
g = 42;
f.store(1,MO_RELEASE);
```

### Thread 2

```
while (f.load(MO_ACQUIRE)==0);
printf ("%d",g)
```

$$g = 0$$
; atomic  $f = 0$ ;

### Thread 1

```
g = 42;
f.store(1,MO_RELEASE);
```

### Thread 2

```
while (f.load(MO_ACQUIRE)==0);
printf ("%d",g)
```

$$g = 0$$
; atomic  $f = 0$ ;

### Thread 1

```
g = 42;
f.store(1,MO_RELEASE);
```

### Thread 2

```
while (f.load(MO_ACQUIRE)==0);
printf ("%d",g)
```

$$g = 0$$
; atomic  $f = 0$ ;

### Thread 1

### Thread 2

```
f.store(1,MO_RELEASE); while (f.load(MO_ACQUIRE)==0); printf ("%d" a)
```

$$g = 0$$
; atomic  $f = 0$ ;

### Thread 1

### Thread 2

```
g = 42;
f.store(1,M0_RELEASE); while (f.load(M0_ACQUIRE)==0);
```

The release/acquire synchronisation guarantees that:

- the program is DRF
- 42 is printed at the end of the execution

Remark: unlock ≃ release, lock ≃ acquire.


# Same-thread release/acquire pairs

A same-thread release-acquire pair is a pair of a release action followed by an acquire action in program order.

An action is a *release* if it is a possible source of a synchronisation unlock mutex, release or seq\_cst atomic write

An action is an acquire if it is a possible target of a synchronisation lock mutex, acquire or seq\_cst atomic read

# Elimination of overwritten writes



It is safe to eliminate the first store if there are:

- 1. no intervening accesses to g
- 2. no intervening same-thread release-acquire pairs

# Shared memory

```
g = 0; atomic f1 = f2 = 0;
```

### Thread 1

```
g = 1;
f1.store(1,RELEASE);
while(f2.load(ACQUIRE)==0);
g = 2;
```

### Shared memory

```
g = 0; atomic f1 = f2 = 0;
```

### Shared memory

$$g = 0$$
; atomic  $f1 = f2 = 0$ ;

```
Thread 1 candidate overwritten write

g = 1;

f1.store(1,RELEASE);

while(f2.load(ACQUIRE)==0);

same-thread release-acquire pair

g = 2;
```

### Shared memory

```
g = 0; atomic f1 = f2 = 0;
```

### Thread 1

```
g = 1;
f1.store(1,RELEASE);
while(f2.load(ACQUIRE)==0);
g = 2;
```

### Thread 2

```
while(f1.load(ACQUIRE)==0);
printf("%d", g);
f2.store(1,RELEASE);
```

### Shared memory

```
g = 0; atomic f1 = f2 = 0;
```

### Thread 1

### Thread 2

```
g = 1;
f1.store(1,RELEASE); while(f1.load(ACQUIRE)==0);
while(f2.load(ACQUIRE)==0);
g = 2;
while(f1.load(ACQUIRE)==0);
f2.store(1,RELEASE);
```

Thread 2 is non-racy

### Shared memory


```
g = 0; atomic f1 = f2 = 0;
```

### Thread 1

### Thread 2

Thread 2 is non-racy
The program should only print 1

### Shared memory



Thread 2 is non-racy
The program should only print 1

If we perform overwritten write elimination it prints 0

### Shared memory

```
g = 0; atomic f1 = f2 = 0;
```

### Thread 1

```
g = 1;
f1.store(1,RELEASE);
while(f2.load(ACQUIRE)==0);
g = 2;
```

### Thread 2

```
while(f1.load(ACQUIRE)==0);
printf("%d", g);
f2.store(1,RELEASE);
```

### Shared memory

$$g = 0$$
; atomic  $f1 = f2 = 0$ ;

### Thread 1

```
g = 1;
f1.store(1,RELEASE); sync
```

g = 2;

### Thread 2

```
while(f1.load(ACQUIRE)==0);
printf("%d", g);
f2.store(1,RELEASE);
```

### The soundness condition

### Shared memory

$$g = 0$$
; atomic  $f1 = f2 = 0$ ;

### Thread 1

# g = 1; f1.store(1,RELEASE);

data race


$$g = 2;$$

### Thread 2

while(f1.load(ACQUIRE)==0);
printf("%d", g);
f2.store(1,RELEASE);


If only a release (or acquire) is present, then all discriminating contexts *are racy*. It is sound to optimise the overwritten write.

# Eliminations: bestiary



Overwritten-Write Read-after-Read Read-after-Write Write-after-Read Write-after-Write

Reads which are not used (via data or control dependencies) to decide a write or synchronisation event are also eliminable (*irrelevant reads*).



Overwritten-Write Read-after-Read Read-after-Write Write-after-Read Write-after-Write

Reads which are not used (via data or control dependencies) to decide a write or synchronisation event are also eliminable (*irrelevant reads*).

# Reorderings and introductions

Correctness criterion for reordering events:


- different addresses
- no synchronisations in-between


Roach-motel reordering (reordering across locks) not observed in practice


Read introductions observed in practice (gcc, clang).


Introduction of eliminable reads proved correct. Introduction of irrelevant reads does not introduce new behaviours, but cannot be proved correct in a DRF model.


## The CMMTEST Tool











### OCaml tool

- 1. analyse the traces to detect eliminable actions
- 2. match reference and optimised traces

CSmith extended with locks and atomics

SEQUENTIAL PROGRAM

optimising compiler

### Subtleties:

- dependencies between eliminable events
- some optimisations (e.g. merging of accesses) cannot be expressed in the C11/C++11 formalisation
- the tool also ensures that the compilation of atomic accesses is preserved by the optimiser

#### TIMAL

### OCaml tool

- 1. analyse the traces to detect eliminable actions
- 2. match reference and optimised traces

# Interaction with GCC developers

# 1. Some GCC bugs

Some concurrency compiler bugs found in the latest version of GCC.

Store introductions performed by loop invariant motion or if-conversion optimisations.

All promptly fixed.

Remark: these bugs break the Posix thread model too.

# 2. Checking compiler invariants

GCC internal invariant: never reorder with an atomic access

Baked this invariant into the tool and found a counterexample...
...not a bug, but fixed anyway

# 3. Detecting unexpected behaviours

uint16\_t g for (; 
$$g==0$$
;  $g--$ );  $g=0$ ;

If g is initialised with 0, a load gets replaced by a store:

The introduced store cannot be observed by a non-racy context. Still, arguable if a compiler should do this or not.

## Conclusion

### Syllabus

In these lectures we have covered the hardware models of two modern computer architectures (x86 and Power/ARM - at least for a large subset of their instruction set).

We have seen how compiler optimisations can also break concurrent programs and the importance of defining the memory model of high-level programming languages.

We have also introduced some proof methods to reason about concurrency.


After these lectures, you might have the feeling that multicore programming is a mess and things can't just work.





The memory models of modern hardware are better understood.

Programming languages attempt to specify and implement reasonable memory models.

Researchers and programmers are now interested in these problems.








All these lectures are based on work done with/by my colleagues. Thank you!























# And thank you all for attending these lectures!

Please, fill the course evaluation form, that's important to make a better course next year.



