

# Semantics, languages and algorithms for multicore programming

Albert Cohen



Luc Maranget



Francesco Zappa Nardelli




# Concurrency, in theory

#### Example: 2-way Buffers


1-place 2-way buffer:

$$Buf_{ab} = a_{\downarrow}.\bar{b}_{.}Buf_{ab} + b_{\downarrow}.\bar{a}_{.}Buf_{ab}$$


Flow graph:



LTS:



Buf<sub>bc</sub> ==
Buf<sub>ab</sub>[c,/b,,c/b,,b/a,,b,/a,]
(Obs: Simultaneous substitution!)
Sys = (Buf<sub>ab</sub> | Buf<sub>bc</sub>) $(b_+,b_-)$ Intention:



# Concurrency, in theory

Example: 2-way Buffers

# Concurrency theory is fundamental

1-place

Buf<sub>ab</sub> ==

Flow of Many of the concepts and techniques developed in 25 years of study of concurrency theory are fundamental.

You will reuse them in your daily research.

LTS:

Just some examples:

Buf<sub>ab</sub>

- labelled transition systems;
- simulation and bisimulation;
- contextual equivalences.

excerpt from Linux spinlock.c

```
void __lockfunc ##op## lock(locktype## t *lock)
          for (;;) {
                  preempt disable();
                  if (likely(_raw_##op##_trylock(lock)))
                           break;
                  preempt enable();
                  if (!(lock)->break_lock)
                           (lock)->break lock = 1;
                  while (!op##_can_lock(lock) && (lock)->break_lock)
                           raw_##op##_relax(&lock->raw_lock);
          (lock)->break_lock = 0;
                                              * LazyInitRace
                                              * Race condition in lazy initialization
excerpt from Linux spinlock.c
                                              * @author Brian Goetz and Tim Peierls
                                              */
                                             @NotThreadSafe
                                             public class LazyInitRace {
                                                 private ExpensiveObject instance = null;
                                                 public ExpensiveObject getInstance() {
                                                     if (instance == null)
                                                         instance = new ExpensiveObject();
                                                     return instance;
      excerpt from
      www.javaconcurrencyinpractice.com
                                             class ExpensiveObject { }
```

```
ResourceResponse response;
unsigned long identifier = std::numeric limits<unsigned long>::max();
if (document->frame())
    identifier = document->frame()->loader()->loadResourceSynchronously(request, storedCredentials, error, response, data
// No exception for file:/// resources, see <rdar://problem/4962298>.
// Also, if we have an HTTP response, then it wasn't a network error in fact.
if (|error.isNull() && |request.url().isLocalFile() && response.httpStatusCode() <= 0) {
    client.didFail(error);
    return;
// FIXME: This check along with the one in willSendRequest is specific to xhr and
// should be made more generic.
if (sameOriginRequest && |document->securityOrigin()->canRequest(response.url())) {
    client.didFailRedirectCheck();
    return;
client.didReceiveResponse(response);
const char* bytes = static_cast<const char*>(data.data());
int len = static cast<int>(data.size());
                                                                             excerpt from WebKit
client.didReceiveData(bytes, len);
client.didFinishLoading(identifier);
                                                             return instance;
         excerpt from
         www.javaconcurrencyinpractice.com
                                                    class ExpensiveObject { }
```

excerpt from

www.javaconcurrencyinpractice.com

```
in practice
ResourceResp
unsigned lon
if (document
   identifi
           sequential code, interaction via shared memory, some OS calls.
// No except
// Also, if
if (|error.i
   Libraries may provide some abstractions (e.g. message passing).
   return;
         However, somebody must still implement these libraries. And...
         Programming is hard:
  (sameOrio
          subtle algorithms, awful corner cases.
   return;
client.didRe Testing is hard:
          some behaviours are observed rarely and difficult to reproduce.
const char*
int len = st
client.didRe
                       Warm-up: let's implement a shared stack.
client.didFi
```

response, data

Tuesday 17 December 13

return instance;

class ExpensiveObject { }

#### Setup

A program is composed by *threads* that communicate by writing and reading in a *shared memory.* No assumptions about the relative speed of the threads.

In this example we will use a *mild variant* of the *C programming language*:

- local variables: x, y, ... (allocated on the stack, local to each thread)
- global variables: Top, H, ... (allocated on the heap, shared between threads)
- data structures: arrays H[i], records n = t->t1, ...
- an atomic *compare-and-swap* operation (e.g. CMPXCHG on x86):

```
bool CAS (value_t *addr, value_t exp, value_t new) {
   atomic {
    if (*addr == exp) then { *addr = new; return true; }
     else return false;
}}
```


#### A stack

We implement a stack using a list living in the heap:

• each entry of the stack is a record of two fields:

```
typedef struct entry { value hd; entry *tl } entry
```


• the top of the stack is pointed by Top.



```
pop () {
    t = Top;
    if (t != nil)
        Top = t->tl;
    return t;
}
```


# A sequential stack: demo

```
pop ( ) {
    t = Top;
    if (t != nil)
        Top = t->tl;
    return t;
}
push (b) {
    b->tl = Top;
    Top = b;
    return true;
}
```




# A sequential stack: pop ()

```
pop ( ) {
    t = Top;
    if (t != nil)
        Top = t->tl;
    return t;
}
push (b) {
    b->tl = Top;
    Top = b;
    return true;
}
```




# A sequential stack: pop ()

```
pop ( ) {
    t = Top;
    if (t != nil)
        Top = t->tl;
    return t;
}
push (b) {
    b->tl = Top;
    Top = b;
    return true;
}
```




# A sequential stack: pop ()


```
pop ( ) {
    t = Top;
    if (t != nil)
        Top = t->tl;
    return t;
}
push (b) {
    b->tl = Top;
    Top = b;
    return true;
}
```




```
pop ( ) {
    t = Top;
    if (t != nil)
        Top = t->tl;
    return t;
}
push (b) {
    b->tl = Top;
    Top = b;
    return true;
}
```



```
pop ( ) {
    t = Top;
    if (t != nil)
        Top = t->tl;
    return t;
}
push (b) {
    b->tl = Top;
    Top = b;
    return true;
}
```




```
pop ( ) {
    t = Top;
    if (t != nil)
        Top = t->tl;
    return t;
}
push (b) {
    b->tl = Top;
    Top = b;
    return true;
}
```




```
pop ( ) {
    t = Top;
    if (t != nil)
        Top = t->tl;
    return t;
}

push (b) {
    b->tl = Top;
    Top = b;
    return true;
}
```




```
pop ( ) {
    t = Top;
    if (t != nil)
        Top = t->tl;
    return t;
}
push (b) {
    b->tl = Top;
    Top = b;
    return true;
}
```

Imagine that two threads invoke pop() concurrently...




```
pop ( ) {
    t = Top;
    if (t != nil)
        Top = t->tl;
    return t;
}
push (b) {
    b->tl = Top;
    Top = b;
    return true;
}
```

Imagine that two threads invoke pop() concurrently...




```
pop ( ) {
    t = Top;
    if (t != nil)
        Top = t->tl;
    return t;
}
push (b) {
    b->tl = Top;
    Top = b;
    return true;
}
```

Imagine that two threads invoke pop() concurrently...



```
pop ( ) {
    t = Top;
    if (t != nil)
        Top = t->tl;
    return t;
}
push (b) {
    b->tl = Top;
    Top = b;
    return true;
}
```


Imagine that two threads invoke pop() concurrently...



```
pop ( ) {
    t = Top;
    if (t != nil)
        Top = t->tl;
    return t;
}
push (b) {
    b->tl = Top;
    Top = b;
    return true;
}
```

Imagine that two threads invoke pop() concurrently...

...the two threads might pop the same entry!




```
pop ( ) {
    while (true) {
        t = Top;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    return t;
}
```

```
push (b) {
    while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
    }
    return true;
}
```


```
pop ( ) {
    while (true) {
        t = Top;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    return t;
}
push (b) {
    while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
    }
    return true;
}
```

Two concurrent pop() now work fine...



```
pop ( ) {
    while (true) {
        t = Top;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    return t;
}
push (b) {
    while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
    }
    return true;
}
```


Two concurrent pop() now work fine...



```
pop ( ) {
    while (true) {
        t = Top;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    return t;
}
push (b) {
    while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
    }
    return true;
}
```

Two concurrent pop() now work fine...


The CAS of Th. 1 fails.



```
pop ( ) {
    while (true) {
        t = Top;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    return t;
}
```

```
push (b) {
    while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
    }
    return true;
}
```


#### Th 1 starts popping...



```
pop ( ) {
    while (true) {
        t = Top;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    return t;
}
```

```
push (b) {
    while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
    }
    return true;
}
```


#### Th 1 starts popping...



```
pop ( ) {
    while (true) {
        t = Top;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    return t;
}
```


```
push (b) {
    while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
    }
    return true;
}
```

#### Th 2 pops...



```
pop ( ) {
    while (true) {
        t = Top;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    return t;
}
push (b) {
    while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
    }
    return true;
}
```


#### Th 2 pops again...



```
pop ( ) {
    while (true) {
        t = Top;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    return t;
}
```

```
push (b) {
    while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
    }
    return true;
}
```


#### Th 2 pushes a new node...



```
pop ( ) {
    while (true) {
        t = Top;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    return t;
}
```

```
push (b) {
    while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
    }
    return true;
}
```


Th 2 pushes the old head of the stack...



```
pop ( ) {
    while (true) {
        t = Top;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    return t;
}
```

```
push (b) {
    while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
    }
    return true;
}
```

Th 1 corrupts the stack...



#### The hazard pointers methodology

Michael adds to the previous algorithm a global array H of hazard pointers:

- thread i alone is allowed to write to element H[i] of the array;
- any thread can read any entry of H.

The algorithm is then modified:

- before popping a cell, a thread puts its address into its own element of H. This entry is cleared only if CAS succeeds or the stack is empty;
- before pushing a cell, a thread checks to see whether it is pointed to from any element of H. If it is, push is delayed.


# Michael's algorithm, simplified

```
push (b) {
   for (n = 0; n < no_threads, n++)
     if (H[n] == b) return false;
   while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
   }
   return true;
}
```

# Michael's algorithm, simplified

Th 2 cannot push the old head, because Th 1 has an hazard pointer on it...

```
push (b) {
    for (n = 0; n < no_threads, n++)
        if (H[n] == b) return false;
    while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
    }
    return true;
}
```




## Key properties of Michael's simplified algorithm

- A node can be added to the hazard array only if it is reachable through the stack;
- a node that has been popped is not reachable through the stack;
- a node that is unreachable in the stack and that is in the hazard array cannot be added to the stack;
- while a node is reachable and in the hazard array, it has a constant tail.

These are a good example of the properties we might want to state and prove about a concurrent algorithm.

```
push (b) {
pop ( ) {
                                     for (n = 0; n < no\_threads, n++)
  while (true) {
                                        if (H[n] == b) return false;
    t = Top;
                                     while (true) {
    H[tid] = t;
                                       t = Top;
    if (t == nil) break;
                                        b->tl = t;
    n = t->tl;
                                        if CAS(&Top,t,b) break;
    if CAS(&Top,t,n) break;
                                     return true;
  H[tid] = nil;
  return t;
```


Th 1 copies Top...



```
pop ( ) {
    while (true) {
        t = Top;
        H[tid] = t;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    H[tid] = nil;
    return t;
}
```

Th 2 pops twice, and pushes a new node...


```
push (b) {
   for (n = 0; n < no_threads, n++)
     if (H[n] == b) return false;
   while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
   }
   return true;
}
```



```
pop ( ) {
    while (true) {
        t = Top;
        H[tid] = t;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    H[tid] = nil;
    return t;
}
```

Th 2 starts pushing the old head, and is halfway in the for loop...


```
push (b) {
    for (n = 0; n < no_threads, n++)
        if (H[n] == b) return false;
    while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
    }
    return true;
}
```



```
pop ( ) {
    while (true) {
        t = Top;
        H[tid] = t;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    H[tid] = nil;
    return t;
}
```

Th 1 sets its hazard pointer... but Th 2 might not see the hazard pointer of Th 1!

```
push (b) {
    for (n = 0; n < no_threads, n++)
        if (H[n] == b) return false;
    while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
    }
    return true;
}
```



#### Michael shared stack


```
push (b) {
pop ( ) {
                                      for (n = 0; n < no\_threads, n++)
  while (true) {
                                        if (H[n] == b) return false;
    t = Top;
                                      while (true) {
    if (t == nil) break;
                                        t = Top;
    H[tid] = t;
                                        b->tl = t;
    if (t != Top) break;
                                        if CAS(&Top,t,b) break;
    n = t->tl;
    if CAS(&Top,t,n) break;
                                      return true;
  H[tid] = nil;
  return t;
}
```

Trust me: if we validate t against the Top pointer before reading t->tl, we get a correct algorithm.


## Reaction 1.




#### Reaction 1.



#### Reaction 1.



## Reaction 2.



## Reaction 2.



The course 2.36.1 gives some hints.

How can we reason about this code?



#### Reaction 3.

How to define the semantics of a concurrent programming language?

Why C and shared memory?

Will the compiler introduce errors?

What does the hardware execute?

Tell us about the state of the art!

# Re

## Welcome to 2.37.1

- 1. Relaxed-memory concurrency, from hardware to programming languages
- 2. Runtime algorithms and compilation of parallel programming languages
- 3. Modern concurrent algorithms

Tell us about the state of the art!





# Part 1. Shared memory: an elusive abstraction

http://www.di.ens.fr/~zappa/projects/weakmemory

Based on work done by or with

Peter Sewell, Jaroslav Ševčík, Susmit Sarkar, Tom Ridge, Scott Owens, Viktor Vafeiadis, Magnus O. Myreen, Kayvan Memarian, Luc Maranget, Pankaj Pawan, Thomas Braibant, Mark Batty, Jade Alglave.

# The golden age, 1945 - 1972

Memory = Array of Values





## During the golden age

Multiprocessors had a *sequentially consistent* shared memory:

...the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program...

Lamport, 1979.







#### **Properties**

- no thread local reordering
- each write becomes visible to all threads at the same time

...the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program...


Lamport, 1979.





#### **Properties**

- no thread local reordering
- each write becomes visible to all threads at the same time



Consider the following x86 assembler code.

Initial shared memory values: [x]=0 [y]=0

Per-processor registers: EAX EBX


Thread 0	Thread 1
MOV [x] ← 1	MOV [y] ← 1
MOV EAX ← [y]	MOV EBX ← [x]

Can you guess the final register values: **EAX** = ? **EBX** = ?

Consider the following x86 assembler code.

Initial shared memory values: [x]=0 [y]=0

Per-processor registers: EAX EBX




Can you guess the final register values: EAX = 1 EBX = 1

Consider the following x86 assembler code:

Initial shared memory values: [x]=0 [y]=0

Per-processor registers: EAX EBX




Can you guess the final register values: EAX = 1 EBX = 1

Consider the following x86 assembler code:

Initial shared memory values: [x]=0 [y]=0

Per-processor registers: EAX EBX




Can you guess the final register values: EAX = 1 EBX = 1

Consider the following x86 assembler code:

Initial shared memory values: [x]=0 [y]=0

Per-processor registers: EAX EBX




Can you guess the final register values: EAX = 1 EBX = 1

Consider the following x86 assembler code:

Initial shared memory values: [x]=0 [y]=0

Per-processor registers: EAX EBX




Can you guess the final register values: EAX = 0 EBX = 1

Consider the following x86 assembler code:

Initial shared memory values: [x]=0 [y]=0

Per-processor registers: EAX EBX




Can you guess the final register values: EAX = 1 EBX = 0


Thread 0	Thread 1
MOV [x] ← 1	MOV [y] ← 1
MOV EAX $\leftarrow$ [y]	MOV EBX ← [x]

In an ideal world, the possible outcomes would be:

```
• EAX : 1, EBX : 1
```

• EAX : 1, EAX : 0





INTEL® © '85
INTEL® CORE™2 DUD
6389 SLYSA MALAY
1.86GHZ/2M/1866/86
L627A264 ③

## According to most programmers

Multiprocessors are *sequentially consistent*: accesses by multiple threads to a shared memory occur in a global-time linear order.



Multiprocessors (and compilers) incorporate many

#### performance optimisations

(local store buffers, shadowing register files, hierarchies of caches, ...)

#### These are:

- unobservable by single-threaded programs;
- sometimes observable by concurrent code.

## According to most programmers

Multiprocessors are sequentially consistent: accesses by multiple threads + Multipro Upshot: only a relaxed (or weakly consistent) (local sto view of the memory. These a unob some

#### Not new

Multiprocessors since 1964 (Univac 1108A)



Eclipsed for a long time (except in high-end) by advances in performance:

- transistor counts (continuing)
- clock speed (hit power dissipation limit)
- ILP (hit smartness limit?)

Mass-market multiprocessing, since 2005.

Programming multiprocessors no longer just for specialists.



#### But it's hard!

- 1. Real memory models are subtle
- 2. Real memory models differ between architectures
- 3. Real memory models differ between languages

Almost none of the last 40 years' work on verification of concurrent code deals with relaxed memory (new trend in the last few years).

Much of the research on relaxed models does not address real processors and languages (new trend in the last few years).

#### But it's hard!

1. Real memory models are subtle

3. Industrial processors and language specs are often flawed We've looked at the specs of x86, Power, ARM, Java, and C++ CO They all have problems Mι pro

#### These lectures

#### Hardware models


- 1) why are industrial specs so often flawed? focus on x86, with a glimpse of Power/ARM
- 2) usable models: x86-TSO, Power


#### Programming language models

- 1) defining the semantics of a concurrent programming language
- 2) data-race freedom
- 3) soundness of compiler optimisations

#### Uses

- 1. how to code low-level concurrent datastructures
- 2. how to build concurrency testing and verification tools
- 3. how to specify and test multiprocessors
- 4. how to design and express high-level language definitions
- 5. to discover some ugly monsters still lurking in your multiprocessor / your favorite programming language (despite a lot of efforts)





Hardware models

### Architectures


Hardware manufacturers document architectures:

- loose specifications
- claimed to cover a wide range of past and future processor implementations.

### Architectures should:

- reveal enough for effective programming;
- without unduly constraining future processor design.

Examples: Intel 64 and IA-32 Architectures SDM, AMD64 Architecture Programmer's Manual, Power ISA specification, ARM Architecture Reference Manual, ...





## In practice

Architectures described by informal prose:

In a multiprocessor system, maintenance of cache consistency may, in rare circumstances, require intervention by system software. (Intel SDM, november 2006, vol3a, 10-5)

As we shall see, such descriptions are:

1) vague; 2) incomplete;

3) unsound.

Fundamental problem: prose specifications cannot be used to test programs or to test processor implementations.

# Intel 64/IA32 and AMD64 - before Aug. 2007

## Era of Vagueness

A model called **Processor Ordering**, informal prose.

Example: Linux kernel mailing list, 20 nov. - 7 déc. 1999 (143 posts).

A one-instruction programming question, a microarchitecural debate!

Keywords: speculation, ordering, causality, retire, cache...

20Nov1999-7Dec1999 (143 posts) Archive Link: "spin\_unlock optimization(i386)" Topics: BSD: FreeBSD, SMP

People: Linus Torvalds, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo

Manfred Spraul thought he'd found a way to shave spin\_unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speedup in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

#### It does NOT WORK!

Let the FreBSD people use it, and let them get faster timings. They will crash, eventually.

The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.

The issue is not writes being issued in-order (although all the Intel CPU books warn you NOT to assume that in-order write behaviour - I bet it won't be the case in the long run).

The issue is that you \_have\_ to have a serializing instruction in order to make sure that the processor doesn't re-order things around the unlock.

For example, with a simple write, the CPU can legally delay a read that happened inside the critical region (maybe it missed a cache line), and get a stale value for any of the reads that \_should\_ have been serialized by the spinlock.

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the \_spinlock\_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

the window is probably very very small, and you have to be unlucky to hit it. Faster CPU's, different compilers, whatever.

I might be proven wrong, but I don't think I am.

Note that another thing is that yes, "btcl" may be the worst possible thing to use for this, and you might test whether a simpler "xor+xchgl" might be better - it's still serializing because it is locked, but it should be the normal 12 cycles that Intel always seems to waste on serializing instructions rather than 22 cycles.

Elsewhere, he gave a potential (though unlikely) exploit:

As a completely made-up example (which will probably never show the problem in real life, but is instructive as an example), imaging running the following test in a loop on multiple CPU's:

```
int test_locking(void){
static int a; /* protected by spinlock */
int b;
```

spin\_unlock();

spin\_lock();

a = 1;

/\* cache miss satisfied, the "a" line is bouncing back and forth \*/

b gets the value 1

a = 0:

and it returns "1", which is wrong for any working spinlock.

Unlikely? Yes, definitely. Something we are willing to live with as a potential bug in any real kernel? Definitely not.

Manfred objected that according to the *Pentium Processor Family Developers Manual*, *Vol3*, *Chapter 19.2 Memory Access Ordering*, "to optimize performance, the Pentium processor allows memory reads to be reordered ahead of buffered writes in most situations. Internally, CPU reads (cache hits) can be reordered around buffered writes. Memory reordering does not occur at the pins, reads (cache miss) and writes appear in-order." He concluded from this that the second CPU would never see the spin\_unlock() before the "b=a" line. Linus agreed that on a Pentium, Manfred was right. However, he quoted in turn from the Pentium Promanual, "The only enhancement in the PentiumPro processor is the added support for speculative reads and store-buffer forwarding." He explained:

A Pentium is a in-order machine, without any of the interesting speculation wrt reads etc. So on a Pentium you'll never see the problem.

But a Pentium is also very uninteresting from a SMP standpoint these days. It's just too weak with too little per-CPU cache etc..

This is why the PPro has the MTRR's - exactly to let the core do speculation (a Pentium doesn't need MTRR's, as it won't re-order anything external to the CPU anyway, and in fact won't even re-order things internally).

Jeff V. Merkey added:

What Linus says here is correct for PPro and above. Using a mov instruction to unlock does work fine on a 486 or Pentium SMP system, but as of the PPro, this was no longer the case, though the window is so infintesimally small, most kernels don't hit it (Netware 4/5 uses this method but it's spinlocks understand this and the code is writtne to handle it. The most obvious aberrant behavior was that cache inconsistencies would occur randomly. PPro uses lock to signal that the piplines are no longer invalid and the buffers should be blown out.

I have seen the behavior Linus describes on a hardware analyzer, BUT ONLY ON SYSTEMS THAT WERE PPRO AND ABOVE. I guess the BSD people must still be on older Pentium hardware and that's why they don't know this can bite in some cases.

Erich Boleyn, an Architect in an IA32 development group at Intel, also replied to Linus, pointing out a possible misconception in his proposed exploit. Regarding the code Linus posted, Erich replied:

It will always return 0. You don't need "spin\_unlock()" to be serializing.

The only thing you need is to make sure there is a store in "spin\_unlock()", and that is kind of true by the fact that you're changing something to be observable on other processors.

```
spin_lock()
a = 1;
mb();
a = 0;
mb();
b = a;
spin_unlock();
return b;
}
```

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into "b" and return it. So if we EVER returned anything else, the spinlock would obviously be completely broken, wouldn't you say?

And yes, the above CAN return 1 with the proposed optimization. I doubt you can make it do so in real life, but hey, add another access to another variable in the same cache line that is accessed through another spinlock (to get cacheline ping-pong and timing effects), and I suspect you can make it happen even with a simple example like the above.

The reason it can return 1 quite legally is that your new "spin\_unlock()" isnot serializing any more, so there is very little effective ordering between the two actions

```
b = a;spin_unlock();
```

as they access completely different data (ie no data dependencies in sight). So what you could end up doing is equivalent to

CPU#1 CPU#2 b = a; /\* cache miss, we'll delay this.. \*/

The reason for this is that stores can only possibly be observed when all prior instructions have retired (i.e. the store is not sent outside of the processor until it is committed state, and the earlier instructions are already committed by that time), so the any loads, stores, etc absolutely have to have completed first, cache-miss or not.

He went on:

Since the instructions for the store in the spin\_unlock have to have been externally observed for spin\_lock to be aquired (presuming a correctly functioning spinlock, of course), then the earlier instructions to set "b" to the value of "a" have to have completed first.

In general, IA32 is Processor Ordered for cacheable accesses. Speculation doesn't affect this. Also, stores are not observed speculatively on other processors.

There was a long clarification discussion, resulting in a complete turnaround by Linus:

Everybody has convinced me that yes, the Intel ordering rules \_are\_ strong enough that all of this really is legal, and that's what I wanted. I've gotten sane explanations for why serialization (as opposed to just the simple locked access) is required for the lock() side but not the unlock() side, and that lack of symmetry was what bothered me the most.

Oliver made a strong case that the lack of symmetry can be adequately explained by just simply the lack of symmetry wrt speculation of reads vs writes. I feel comfortable again.

Thanks, guys, we'll be that much faster due to this..

20Nov1999-7Dec1999 (143 posts) Archive Link: "spin\_unlock optimization(i386)" Topics: BSD: FreeBSD, SMP

People: Linus Torvalds, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo

Manfred Spraul thought he'd found a way to shave spin unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speedup in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

#### It does NOT WORK!

Let the FreBSD people use it, and let them get faster timings. They will crash,

The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.

The issue is not writes being issued in-order (although all the Intel CPU books warn you NOT to assume that in-order write behaviour - I bet it won't be the case in the long run).

The issue is that you have to have a serializing instruction in order to make sure that the processor doesn't re-order things around the unlock.

For example, with a simple write, the CPU can legally delay a read that happened inside the critical region (maybe it missed a cache line), and get a stale value for any of the reads that \_should\_ have been serialized by the spinlock.

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the \_spinlock\_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

the window is probably very very small, and you have to be unlucky to hit it. Faster CPU's, different compilers, whatever.

I might be proven wrong, but I don't think I am.

Note that another thing is that yes, "btcl" may be the worst possible thing to use for this, and you might test whether a simpler "xor+xchgl" might be better - it's still serializing because it is locked, but it should be the normal 12 cycles that Intel always seems to waste on serializing instructions rather than 22 cycles.

Elsewhere, he gave a potential (though unlikely) exploit:

As a completely made-up example (which will probably never show the problem in real life, but is instructive as an example), imaging running the following test in a loop on multiple CPU's:

```
int test_locking(void){
static int a; /* protected by spinlock */
```

We can shave spin\_unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain.

spin\_unlock();

spin\_lock();

a = 1: /\* cache miss satisfied, the "a" line is boun

b gets the value 1

and it re Unlikely bug in a Manfred Manual, the Penti writes in around b (cache n CPU wo a Pentiu manual. for speculative reads and store-buffer forwarding." He explained

A Pentium is a in-order machine, without any of the interesting speculation wrt reads etc. So on a Pentium you'll never see the problem.

kernels don't hit it (Netware 4/5 uses this method but it's spinlocks understand this and the code is writtne to handle it. The most obvious aberrant behavior was that cache inconsistencies would occur randomly. PPro uses lock to signal that the piplines are no longer invalid and the buffers should be blown out.

I have seen the behavior Linus describes on a hardware analyzer, BUT ONLY ON SYSTEMS THAT WERE PPRO AND ABOVE. I guess the BSD people must still be on older Pentium hardware and that's why they don't know this can bite in some cases.

Erich Boleyn, an Architect in an IA32 development group at Intel, also replied to Linus, pointing out a possible misconception in his proposed exploit. Regarding the code Linus posted, Erich replied:

It will always return 0. You don't need "spin\_unlock()" to be serializing.

The only thing you need is to make sure there is a store in "spin unlock()", and that is kind of true by the fact that you're changing something to be observable on other processors.

```
spin_lock()
mb();
spin_unlock();
return b;
```

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into "b" and return it. So if we EVER returned anything else, the spinlock would obviously be completely broken, wouldn't you say?

And yes, the above CAN return 1 with the proposed optimization. I doubt you can make it do so in real life, but hey, add another access to another variable in the same cache line that is accessed through another spinlock (to get cacheline ping-pong and timing effects), and I suspect you can make it happen even with a simple example like the above.

The reason it can return 1 quite legally is that your new "spin\_unlock()" isnot serializing any more, so there is very little effective ordering between the two

```
b = a;spin_unlock();
```

as they access completely different data (ie no data dependencies in sight). So what you could end up doing is equivalent to

```
b = a; /* cache miss, we'll delay this.. */
```

The reason for this is that stores can only possibly be observed when all prior instructions have retired (i.e. the store is not sent outside of the processor until it is committed state, and the earlier instructions are already committed by that time), so the any loads, stores, etc absolutely have to have completed first, cache-miss or not.

He went on:

Since the instructions for the store in the spin\_unlock have to have been externally observed for spin\_lock to be aquired (presuming a correctly functioning spinlock, of course), then the earlier instructions to set "b" to the value of "a" have to have completed first.

In general, IA32 is Processor Ordered for cacheable accesses. Speculation doesn't affect this. Also, stores are not observed speculatively on other

There was a long clarification discussion, resulting in a complete turnaround by

Everybody has convinced me that yes, the Intel ordering rules \_are\_ strong enough that all of this really is legal, and that's what I wanted. I've gotten sane explanations for why serialization (as opposed to just the simple locked access) is required for the lock() side but not the unlock() side, and that lack of symmetry was what bothered me the most.

Oliver made a strong case that the lack of symmetry can be adequately explained by just simply the lack of symmetry wrt speculation of reads vs writes. I feel comfortable again.

Thanks, guys, we'll be that much faster due to this..

20Nov1999-7Dec1999 (143 posts) Archive Link: "spin\_unlock optimization(i386)"

Topics: BSD: FreeBSD, SMP

People: Linus Torvalds, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo

Manfred Spraul thought he'd found a way to shave spin unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speedup in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

#### It does NOT WORK!

Let the FreBSD people use it, and let them get faster timings. They will crash,

The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.

The issue is not writes being issued in-order (although all the Intel CPU books warn you NOT to assume that in-order write behaviour - I bet it won't be the case in the long run).

The issue is that you have to have a serializing instruction in order to make sure that the processor doesn't re-order things around the unlock.

For example, with a simple write, the CPU can legally delay a read that happened inside the critical region (maybe it missed a cache line), and get a stale value for any of the reads that \_should\_ have been serialized by the spinlock.

We can sh

about 22 t

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the \_spinlock\_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

the window is probably very very small, and you have to be unlucky to hit it. Faster CPU's, different compilers, whatever.

I might be proven wrong, but I don't think I am.

Note that another thing is that yes, "btcl" may be the worst possible thing to use for this, and you might test whether a simpler "xor+xchgl" might be better - it's still serializing because it is locked, but it should be the normal 12 cycles that Intel always seems to waste on serializing instructions rather than 22 cycles.

Elsewhere, he gave a potential (though unlikely) exploit:

As a completely made-up example (which will probably never show the problem in real life, but is instructive as an example), imaging running the spin\_lock() mb(); spin\_unlock(); return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into "b" and return it. So if we EVER returned anything else, the spinlock would obviously be completely broken, wouldn't you say?

And yes, the above CAN return 1 with the proposed optimization. I doubt you can make it do so in real life, but hey, add another access to another variable in the same cache line that is accessed through another spinlock (to get cacheline ping-pong and timing effects), and I suspect you can make it happen even with a simple example like the above.

The reason it can return 1 quite legally is that your new "spin\_unlock()" isnot serializing any more, so there is very little effective ordering between the two

b = a;spin\_unlock();

as they access completely different data (ie no data dependencies in sight). So nd up doing is equivalent to

4% speed-up in a benchmark test, making the optimization very valuable. The same optimization cropped up in the FreeBSD mailing list.

spin\_unlock();

spin\_lock();

a = 1: /\* cache miss satisfied, the "a" line is boun

b gets the value 1

asm code, to I tick for a simple "movi \$0,%0" instruction, a huge gain.

and it re Unlikely bug in a Manfred Manual, the Penti writes in around b (cache n CPU wo a Pentiu manual.

A Pentium is a in-order machine, without any of the interesting speculation wrt reads etc. So on a Pentium you'll never see the problem.

kernels don't hit it (Netware 4/5 uses this method but it's spinlocks understand this and the code is writtne to handle it. The most obvious aberrant behavior was that cache inconsistencies would occur randomly. PPro uses lock to signal that the piplines are no longer invalid and the buffers should be blown out.

I have seen the behavior Linus describes on a hardware analyzer, BUT ONLY ON SYSTEMS THAT WERE PPRO AND ABOVE. I guess the BSD people must still be on older Pentium hardware and that's why they don't know this can bite in some cases.

Erich Boleyn, an Architect in an IA32 development group at Intel, also replied to Linus, pointing out a possible misconception in his proposed exploit. Regarding the code Linus posted, Erich replied:

It will always return 0. You don't need "spin\_unlock()" to be serializing.

The only thing you need is to make sure there is a store in "spin unlock()", and that is kind of true by the fact that you're changing something to be observable on other processors.

, we'll delay this.. \*/

s that stores can only possibly be observed when all prior tired (i.e. the store is not sent outside of the processor state, and the earlier instructions are already committed




Since the instructi externally observe functioning spinlo value of "a" have

In general, IA32 is doesn't affect this. processors.

There was a long cl Linus:

Everybody has con enough that all of t sane explanations i access) is required of symmetry was v

Oliver made a stro explained by just s writes. I feel comfe



20Nov1999-7Dec1999 (143 posts) Archive Link: "spin\_unlock optimization(i386)"

Topics: BSD: FreeBSD, SMP

People: Linus Torvalds, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo

Manfred Spraul thought he'd found a way to shave spin unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speedup in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

#### It does NOT WORK!

spinlock.

spin\_unlock();

spin\_lock();

b gets the value 1

/\* cache miss satisfied, the

a = 1;

a = 0:

and it re

Unlikely bug in a

Manfred

Manual,

Let the FreBSD people use it, and let them get faster timings. They will crash,

The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.

The issue is not writes being issued in-order (although all the Intel CPU books warn you NOT to assume that in-order write behaviour - I bet it won't be the case in the long run).

The issue is that you have to have a serializing instruction in order to make sure that the processor doesn't re-order things around the unlock.

For example, with a simple write, the CPII can legally delay a read that happened inside the critical stale value for any of the re

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the \_spinlock\_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

the window is probably very very small, and you have to be unlucky to hit it. Faster CPU's, different compilers, whatever.

spin\_lock() mb(); spin\_unlock(); return b;

He went on:

processors.

Linus:

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into "b" and return it. So if we EVER returned anything else, the spinlock would obviously be completely broken, wouldn't you say?

### It does NOT WORK!

Let the FreBSD people use it, and let them get faster timings. They will crash, eventually.

g the optimization very valuable. ame optimization cropped up in the FreeBSD mailing list.

ck for a simple "movi ction, a huge gain.

d this and the code is writtne to handle it. The most obvious behavior was that cache inconsistencies would occur randomly. lock to signal that the piplines are no longer invalid and the buffers

N SYSTEMS THAT WERE PPRO AND ABOVE. I guess the BSD st still be on older Pentium hardware and that's why they don't can bite in some cases.

nting out a possible misconception in his proposed exploit. Regarding inus posted, Erich replied:

thing you need is to make sure there is a store in "spin unlock()",

rn 1 with the proposed optimization. I doubt you but hey, add another access to another variable accessed through another spinlock (to get cachects), and I suspect you can make it happen even

te legally is that your new "spin\_unlock()" isnot is very little effective ordering between the two

rent data (ie no data dependencies in sight). So equivalent to

y this.. \*/

on't hit it (Netware 4/5 uses this method but it's spinlocks


n the behavior Linus describes on a hardware analyzer, BUT

yn, an Architect in an IA32 development group at Intel, also replied to

ays return 0. You don't need "spin\_unlock()" to be serializing.

s kind of true by the fact that you're changing something to be observable on other processors.

s that stores can only possibly be observed when all prior tired (i.e. the store is not sent outside of the processor state, and the earlier instructions are already committed



the Penti writes in around b (cache n CPU wo a Pentiu manual. for speculative reads and st A Pentium is a in-order ma wrt reads etc. So on a Pentio

20Nov1999-7Dec1999 (143 posts) Archive Link: "spin\_unlock optimization(i386)" Topics: BSD: FreeBSD, SMP

People: Linus Torvalds, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo

Manfred Spraul thought he'd found a way to shave spin unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speedup in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

#### It does NOT WORK!

Let the FreBSD people use it, and let them get faster timings. They will crash,

The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.

The issue is not writes being issued in-order (although all the Intel CPU books warn you NOT to assume that in-order write behaviour - I bet it won't be the case in the long run).

The issue is that you \_have\_ to have a serializing instruction in sure that the processor doesn't re-order things around the unlo

For example, with a simple write, the CPII can legally delay a r happened inside the critical stale value for any of the re spinlock.

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the \_spinlock\_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

the window is probably very very small, and you have to be unlucky to hit it. Faster CPU's, different compilers, whatever.

spin\_lock() mb(); spin\_unlock(); return b;

functioning spinlo value of "a" have

In general, IA32 is doesn't affect this.

processors.

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into "b" and return it. So if we EVER returned anything else, the spinlock would obviously be completely broken, wouldn't you say?

### It does NOT WORK!

rn 1 with the proposed optimization. I doubt you but hey, add another access to another variable accessed through another spinlock (to get cachects), and I suspect you can make it happen even

te legally is that your new "spin\_unlock()" isnot s very little effective ordering between the two

According to the *Pentium Processor Family Developers* Manual, Vol3, Chapter 19.2 Memory Access Ordering, "to optimize performance, the Pentium processor allows memory reads to be reordered ahead of buffered writes in most situations. Internally, CPU reads (cache hits) can be reordered around buffered writes. Memory reordering does not occur at the pins, reads (cache miss) and writes appear in-order."

spin\_unlock();

on't hit it (Netware 4/5 uses this method but it's spinlocks d this and the code is writtne to handle it. The most obvious behavior was that cache inconsistencies would occur randomly. lock to signal that the piplines are no longer invalid and the buffers

N SYSTEMS THAT WERE PPRO AND ABOVE. I guess the BSD st still be on older Pentium hardware and that's why they don't can bite in some cases.

yn, an Architect in an IA32 development group at Intel, also replied to nting out a possible misconception in his proposed exploit. Regarding inus posted, Erich replied:

ays return 0. You don't need "spin\_unlock()" to be serializing.

thing you need is to make sure there is a store in "spin unlock()", s kind of true by the fact that you're changing something to be observable on other processors.

There was a long c n the behavior Linus describes on a hardware analyzer, BUT Linus: Everybody has con enough that all of sane explanations i access) is required of symmetry was v

Oliver made a stro explained by just s writes. I feel comfe

A Pentium is a in-order ma wrt reads etc. So on a Pentio

Ouest-France

20Nov1999-7Dec1999 (143 posts) Archive Link: "spin\_unlock optimization(i386)"

Topics: BSD: FreeBSD, SMP

People: Linus Torvalds, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo

Manfred Spraul thought he'd found a way to shave spin unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speedup in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

#### It does NOT WORK!

Let the FreBSD people use it, and let them get faster timings. They will crash, eventually.

The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.

The issue is not writes being warn you NOT to assume case in the long run).

The issue is that you \_hav sure that the processor do

For example, with a simpl happened inside the critic stale value for any of the spinlock.

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the \_spinlock\_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

the window is probably very very small, and you have to be unlucky to hit it. Faster CPU's, different compilers, whatever.

spin\_lock() mb(); spin\_unlock(); return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into "b" and return it. So if we EVER returned anything else, the spinlock would obviously be completely broken, wouldn't you say?

rn 1 with the proposed optimization. I doubt you

but hey, add another access to another variable

accessed through another spinlock (to get cache-

cts), and I suspect you can make it happen even

te legally is that your new "spin\_unlock()" isnot

s very little effective ordering between the two

64

### It does NOT WORK!

From the Pentium Pro manual, "The only enhancement in the PentiumPro processor is the added support for speculative reads and store-buffer

> around buffered writes. Memory re the pins, reads (cache miss) and

> > on't hit it (Netware 4/5 uses this method but it's spinlocks d this and the code is writtne to handle it. The most obvious behavior was that cache inconsistencies would occur randomly. lock to signal that the piplines are no longer invalid and the buffers

n the behavior Linus describes on a hardware analyzer, BUT N SYSTEMS THAT WERE PPRO AND ABOVE. I guess the BSD st still be on older Pentium hardware and that's why they don't can bite in some cases.

yn, an Architect in an IA32 development group at Intel, also replied to nting out a possible misconception in his proposed exploit. Regarding inus posted, Erich replied:

ays return 0. You don't need "spin\_unlock()" to be serializing.

thing you need is to make sure there is a store in "spin\_unlock()", s kind of true by the fact that you're changing something to be observable on other processors.

forwarding."

sor Family Developers ory Accose Ordoring "to

spin\_unlock();

Ouest-France for speculative reads and sto

A Pentium is a in-order ma

wrt reads etc. So on a Pentio

20Nov1999-7Dec1999 (143 posts) Archive Link: "spin\_unlock optimization(i386)" Topics: BSD: FreeBSD, SMP

People: Linus Torvalds, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo

Manfred Spraul thought he'd found a way to shave spin unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speedup in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

#### It does NOT WORK!

Let the FreBSD people use it, and let them get faster timings. They will crash,

The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.

The issue is not writes being warn you NOT to assume case in the long run).

The issue is that you \_have sure that the processor do

For example, with a simpl happened inside the critic stale value for any of the spinlock.

From the Pe

only enhanc processor i

speculative

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the \_spinlock\_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

spin\_lock() mb(); spin\_unlock(); return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into e, the spinlock would

I have seen the behavior Linus describes on a hardware analyzer, BUT ONLY ON SYSTEMS THAT WERE PPRO AND

ABOVE. I guess the BSD people must still be

on older Pentium hardware and that's why they don't know this can bite in some cases.

> writes. Memory re (cache miss) and

are 4/5 uses this method but it's spinlocks ode is writtne to handle it. The most obvious at cache inconsistencies would occur randomly. nat the piplines are no longer invalid and the buffers

Linus describes on a hardware analyzer, BUT HAT WERE PPRO AND ABOVE. I guess the BSD der Pentium hardware and that's why they don't

in an IA32 development group at Intel, also replied to ble misconception in his proposed exploit. Regarding

inus posted, Erich replied:

**Quest-France** 

ays return 0. You don't need "spin\_unlock()" to be serializing.

thing you need is to make sure there is a store in "spin\_unlock()", s kind of true by the fact that you're changing something to be observable on other processors.

Tuesday 17 December 13

for speculative reads and sto

A Pentium is a in-order ma

wrt reads etc. So on a Pentio

64

mization. I doubt you to another variable pinlock (to get cachemake it happen even

"spin\_unlock()" isnot ing between the two

'ta

20Nov1999-7Dec1999 (143 posts) Archive Link: "spin\_unlock optimization(i386)" Topics: BSD: FreeBSD, SMP

People: Linus Torvalds, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo

Manfred Spraul thought he'd found a way to shave spin unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speedup in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the \_spinlock\_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

spin\_lock() mb(); spin\_unlock(); return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into e, the spinlock would

It does NOT WORK!

Let the FreBSD people eventually.

The window may be sm reliable any more.

The issue is not writes warn you NOT to assur case in the long run).

The issue is that you \_h sure that the processor

For example, with a sin happened inside the cri stale value for any of th spinlock.

It will always return 0. You don't need "spin\_unlock()" to be serializing.

> processor on older Pentium hard speculative they don't know

Linus describes on a **BUT ONLY ON** ERE PPRO AND D people must still be ware and that's why

mization. I doubt you to another variable pinlock (to get cachemake it happen even

"spin\_unlock()" isnot ring between the two

'ta

Intel guy

writes. cache

re 4/5 uses this metho ode is writtne to hand at cache inconsistencie nat the piplines are no

Linus describes on a ha HAT WERE PPRO AN ler Pentium hardware

in an IA32 developmen ble misconception in his

inus posted, Erich replied:

ays return 0. You don't need "spin\_u

hing you need is to make sure there is s kind of true by the fact that you're c

observable on other processors.

**Quest-France** 

for speculative reads and stor A Pentium is a in-order ma wrt reads etc. So on a Pentiu

20Nov1999-7Dec1999 (143 posts) Archive Link: "spin\_unlock optimization(i386)"

Topics: BSD: FreeBSD, SMP

People: Linus Torvalds, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo

Manfred Spraul thought he'd found a way to shave spin unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speedup in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the \_spinlock\_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

spin\_lock() mb(); spin\_unlock(); return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into e, the spinlock would

It does NOT WORK!

Let the FreBSD people eventually.

The window may be sm reliable any more.

The issue is not writes warn you NOT to assur case in the long run).

The issue is that you \_h sure that the processor

For example, with a sin happened inside the cri stale value f spinlock.

It will always re

I feel comfortable again.

"spin\_unlock Thanks, guys, we'll be that much faster due to this...

ll be

on a

mization. I doubt you

to another variable

pinlock (to get cache-

make it happen even

"spin\_unlock()" isnot

ring between the two

they don't know

writes. (cache

re 4/5 uses this metho ode is writtne to hand at cache inconsistencie nat the piplines are no

inus describes on a ha HAT WERE PPRO AN ler Pentium hardware

in an IA32 developmen ble misconception in his inus posted, Erich replied:

ays return 0. You don't need "spin\_u

hing you need is to make sure there is s kind of true by the fact that you're c

observable on other processors.

ance

Intel guy

Tuesday 17 December 13

for speculat

20Nov1999-7Dec1999 (143 posts) Archive Link: "spin\_unlock optimization(i386)"

Topics: BSD: FreeBSD, SMP

pre

People: Linus Torvalds, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo

Manfred Spraul thought he'd found a way to shave spin\_unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speed-

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the

```
spin_lock()
mb();
mb();
spin_unlock();
return b;
```

"You report that Linus was convinced to do the spinlock optimization on Intel, but apparently someone has since changed his mind back. See <asmi386/spinlock.h> from 2.3.30pre5 and above:

```
/* Sadly, some early PPro chips require the locked
 access, otherwise we could just always simply do
 #define spin unlock string \
 "movb $0,%0"
 Which is noticeably faster.
* /
#define spin unlock string \
"lock; btrl $0,%0""
```

hing you need is to make sure there is s kind of true by the fact that you're c

# Intel 64/IA32 and AMD64 - Aug. 2007 / Oct. 2008

Intel publishes a white paper, defining 8 informal-prose principles, e.g.

- P1. Loads are not reordered with older loads.
- P2. Stores are not reordered with older stores.

supported by 10 litmus test (illustrating allowed or forbidden behaviours), e.g.:


Thread 0	Thread 1				
MOV [x] ← 1	$MOV EAX \leftarrow [y] (1)$				
MOV [y] ← 1	$MOV EBX \leftarrow [x] (0)$				
Forbidden final state: $EAX = 1 \land EBX = 0$					

P3. Loads may be reordered with older stores to different locations but not with older stores to the same location.

Thread 0	Thread 1			
$MOV[x] \leftarrow 1$	MOV [y] ← 1			
MOV EAX $\leftarrow$ [y] (0)	$MOV EBX \leftarrow [x] (0)$			
Allowed final state: $0:EAX = 0$	$\wedge$ 1:EBX = 0			

P3. Loads may be reordered with older stores to different locations but not with older stores to the same location.

Thread 0	Thread 1
$MOV[x] \leftarrow 1$	MOV [y] ← 1
MOV EAX $\leftarrow$ [y] (0)	$MOV EBX \leftarrow [x] (0)$
Allowed final state: $0:EAX = 0$	$\wedge 1 : EBX = 0$




## Litmus test 2.4: intra-processor forwarding is allowed

Thread 0	Thread 1
$MOV[x] \leftarrow 1$	MOV [y] ← 1
MOV EAX $\leftarrow$ [x] (1)	MOV ECX $\leftarrow$ [y] (1)
$MOV EBX \leftarrow [y] (0)$	$MOV EDX \leftarrow [x] (0)$
Allowed final state: 0:EAX = 1	$\wedge$ 0:EBX = 0 $\wedge$
1:ECX = 1	$\wedge$ 1:EDX = 1

### Litmus test 2.4: intra-processor forwarding is allowed

Thread 0	Thread 1
$MOV[x] \leftarrow 1$	MOV [y] ← 1
MOV EAX $\leftarrow$ [x] (1)	MOV ECX $\leftarrow$ [y] (1)
$MOV EBX \leftarrow [y] (0)$	$MOV EDX \leftarrow [x] (0)$
Allowed final state: 0:EAX = 1	$\wedge$ 0:EBX = 0 $\wedge$
1:ECX = 1	$\wedge$ 1:EDX = 1




_	Thread	0		-	Γhread	1			Threa	d 2			Threa	d 3	
MOV	[x]	<b>←</b>	1	MOV	[у]	<b>←</b>	1	MOV	EAX	<b>←</b>	[x]	MOV )	ECX	<b>←</b>	[y]
								MOV	EBX	<b>←</b>	[y]	MOV )	EDX	<b>←</b>	[x]
Tip al															

Final state: 2:EAX =  $1 \land 2$ :EBX =  $0 \land 3$ :ECX =  $1 \land 3$ :EDX = 0

-	Thread	0		-	Thread	1			Threa	d 2			Threa	d 3	
MOV	[x]	←	1	MOV	[y]	<b>←</b>	1	MOV	EAX	<b>←</b>	[x]	MOV )	ECX	<b>←</b>	[y] (1)
								MOV	EBX	<b>←</b>	[y] (0	MOV )	EDX	<b>←</b>	[x]
Final	Final state: $2:EAX = 1 \land 2:EBX = 0 \land 3:ECX = 1 \land 3:EDX = 0$														

Microarchitecturally plausible?

Yes, with e.g. shared store buffers.



# **Ambiguity**

P1-P4: ... may be reordered with ...

P5: Intel 64 memory ordering ensures transitive visibility of stores — i.e. stores that are causally related appear to execute in an order consistent with the causal relation.

Thread 0	Thread 1	Thread 2
$MOV [x] \leftarrow 1$	$MOV EAX \leftarrow [x]$	MOV EBX $\leftarrow$ [y] (1)
	MOV [y] ← 1	MOV ECX $\leftarrow$ [x] (0)

Forbidden final state: 1:EAX =  $1 \land 2$ :EBX =  $1 \land 2$ :ECX = 0

# **Ambiguity**

P1-P4: ... may be reordered with ...

P5: In
i.e. ste
consis

when are two stores casually related?

Thread 0	I hread 1	Thread 2
$MOV[x] \leftarrow 1$	MOV EAX ← [x]	MOV EBX $\leftarrow$ [y] (1)
	MOV [y] ← 1	MOV ECX $\leftarrow$ [x] (0)

Forbidden final state: 1:EAX =  $1 \land 2$ :EBX =  $1 \land 2$ :ECX = 0

### Unsoundness

Example from Paul Loewenstein:

Thread 0	Thread 1
$[x] \leftarrow 1$ $EAX \leftarrow [x] (1)$ $EBX \leftarrow [y] (0)$	$[y] \leftarrow 2$ $[x] \leftarrow 2$
$0:EAX = 1 \land 0:E$	$BX = 0 \wedge x = 1$

Observed on real hardware, but not allowed by the 'principles':

- "Stores are not reordered with other stores"
- "Stores to the same location have a total order"

### Unsoundness

Example from Paul Loewenstein:

The Intel White Paper specification

is unsound

(and our POPL x86-CC paper too)

Obser

• "Sto

"Stores to the same location have a total order"

## Intel 64/IA32 and AMD64, Nov. 2008 - now

SDM rev 29-31.

- Not unsound in the previous sense
- Explicitly exclude IRIW, so not weak in that sense. New principle:

Any two stores are seen in a consistent order by processors other than those performing the stores.

But... still ambiguous, and the view by those processors is left entirely unspecified!

## Intel 64/IA32 and AMD64, Nov. 2008 - now

SDM rev 29-31.

- Not unsound in the previous sense
- Explicitly exclude IRIW, so not weak in that sense. New principle:

Any two stores are seen in a consistent order by processors other than those performing the stores.

But... still ambiguous, and the view by those processors is left entirely unspecified!

Thread 0	Thread 1				
MOV [x] ← 1	MOV [x] ← 2				
MOV EAX $\leftarrow$ [x] (2)	MOV EBX $\leftarrow$ [x] (1)				
0:EAX = 2	1:EBX = 1				



### Power ISA 2.06 and ARM v7

Key concept: actions being performed.

A load by a processor (P1) is performed with respect to any processor (P2) when the value to be returned by the load can no longer be changed by a store by P2.

Used to compute dependencies and to define the semantics of barriers.



### Power ISA 2.06 and ARM v7

Key concept: actions being performed.

A load by a processor (P1) is performed with respect to any processor (P2) when the value to be returned by the load can no longer be changed by a store by P2.

Used to compute dependencies and to define the semantics of barriers.

The definition of performed refers to an hypothetical store by P2.

A memory model should define if a particular execution is allowed. It is awkward to make a definition that **explicitly quantifies over all hypothetical variant executions**.



### Power ISA 2.06 and ARM v7

Key concept: actions being performed.

A load by a processor (P1) is performed with respect to any

"all that horrible horribly incomprehensible and confusing [...] text that no-one can parse or reason with — not even the people who wrote it"

Anonymous Processor Architect, 2011

A memory model should define if a particular execution is allowed. It is a wkward to make a definition that explicitly quantifies over all hypothetical variant executions.

# Why all these problems?

Recall that vendor architectures are:

- loose specifications
- claimed to cover a wide range of past and future processor implementations.

### Architectures should:

- reveal enough for effective programming;
- without unduly constraining future processor design.

# Why all these problems?

Recall that vendor architectures are:

loos

claim imple

There is a big tension between these, with internal politics and inertia.

**Archite** 

• reve

Compounded by the informal-prose specification style.

with

Hardware models:

inventing a usable abstraction for x86

## Requirements

- Unambiguous
- Sound w.r.t. experience
- Easy to understand
- Consistent with what we know of vendor intentions
- Consistent with expert-programmer reasoning

### Key facts for x86

- Store buffering (with forwarding) is observable
- IRIW is not observable and forbidden by recent docs
- Various other reorderings are not observable and are forbidden

These suggests that x86 is, in practice, like Sparc TSO.

## Instructions and events

Initially [x] = 0.

Thread 0	Thread 1
INC [x]	INC [x]

Are we guaranteed that [x] = 2 at the end of the execution?

## Instructions and events

Initially [x] = 0.

Thread 0	Thread 1
INC [x]	INC [x]

Are we guaranteed that [x] = 2 at the end of the execution?

No: [x] = 1 is possible.

The instruction INC [x] is composed by two atomic events:

- read the content of the memory location [x];
- write the new content of the memory location [x].

### Locked instructions

Thread 0	Thread 1		
INC [x]	INC [x]		

[x] = 1 is possible

Thread 0	Thread 1		
Lock; INC [x]	Lock; INC [x]		


[x] = 1 is forbidden


Also, Lock's ADD, SUB, XCHG, etc., and CMPXCHG


1. Separate instruction semantics and memory model


2. The memory model is defined over events rather than instructions

- 3. Define the memory model in two (provably equivalent) styles:
  - an abstract machine (or operational model)
  - an axiomatic model













- The store buffers are FIFO. A reading thread must read its most recent buffered write, if there is one, to that address; otherwise reads are satisfied from shared memory.
- To execute a LOCK'd instruction, a thread must first obtain the global lock. At the end of the instruction, it flushes its store buffer and relinquishes the lock. While the lock is held by one thread, no other thread can read.
- A buffered write from a thread can propagate to the shared memory at any time except when some other thread holds the lock.


Jes




















# Linux Spinlock Optimisation

```
On entry the address of spinlock is in register EAX and the spinlock is unlocked iff its value is 1  

acquire: LOCK;DEC [EAX] ; LOCK'd decrement of [EAX]  

JNS enter ; branch if [EAX] was \geq 1  

spin: CMP [EAX],0 ; test [EAX]  

JLE spin ; branch if [EAX] was \leq 0  


JMP acquire ; try again  
enter: ; the critical section starts here  
release: MOV [EAX]\leftarrow 1
```


#### Sample properties:

- 1. only one thread can acquire the spinlock at a time;
- 2. all writes performed inside a critical section must have been propagated to main memory before another thread can acquire the spinlock.

#### NB: this is an abstract machine

A tool to specify exactly and only the **programmer-visible behaviour**, not a description of the implementation internals.





**Force:** of the internal optimizations of processors, only per-thread FIFO write buffers are visible to programmers.

Still quite a loose spec: unbounded buffers, nondeterministic unbuffering, arbitrary interleaving

```
reads_from_map_candidates =
                                                                                                                \forall (ew, er) \in rfmap.(er \in reads E) \land (ew \in writes E) \land
                                                                                                                                        (loc \ ew = loc \ er) \land (value\_of \ ew = value\_of \ er)
Read from memory
                                                                                                              check_rfmap_written =
   not_blocked s \ p \land (s.M \ a = Some \ v) \land no\_pending (s.B \ p)a
                Evt p (Access R (Location_mem a)v)
                                                                                                                \forall (ew, er) \in (X.rfmap).
                                                                                                                   if ew \in mem\_accesses E then
                                                                                                                      ew ∈ maximal_elements (previous_writes E er X.memory_order ∪
Read from write buffer
 not_blocked s p \land (\exists b_1 \ b_2.(s.B \ p = b_1 ++ [(a, v)] ++ b_2) \land \text{no\_pending} \ b_1 \ a)
                                                                                                                                                   previous_writes E \ er \ (po_iico \ E)
                  EVT p (Access R (Location_mem a)v)
                                                                                                                                                 X.memory\_order
                                                                                                                    else
Read from register
                                                                                                                                                                          r (po_iico E))(po_iico E)
                  (s.R p)
        Evt p (Access R
                                                                                                                                                                          l\_state\ l)) \land
Write to write buffer
       EVT p (ACCESS W
   s \oplus (B := s.B \oplus (p \vdash a))
                                                          Mathematics (in HOL4)
                                                                                                                                                                            writes E) \wedge
Write from write buffer
                                                    rather than informal prose.
   s TAU s ⊕ (M :=
Write to register
                                                                                                                                                                           e) \in \text{po\_iico } E \Longrightarrow
       EVT p (Access W)
   s \oplus \{R := s.R \oplus (p \vdash A)\}
                                                                                                                                                                           E \implies
Barrier
                                                                                                                                                                           \in (mfences E).
   (b = MFENCE) \Longrightarrow
           EVT p (Barrier b)
                                                                                                                   (ew, er) \in X.memory\_order) \land
                                                                                                                (\forall e_1 \ e_2 \in (\text{mem\_accesses} \ E). \forall es \in (E.atomicity).
Lock
                                                                                                                   (e_1 \in es \lor e_2 \in es) \land (e_1, e_2) \in po_i ico E
      (s.L = None) \land (s.B \ p = [])
   s \xrightarrow{\text{Lock } p} s \oplus (L := \text{Some } p)
                                                                                                                   (e_1, e_2) \in X.memory\_order) \land
                                                                                                                (\forall es \in (E.atomicity). \forall e \in (mem\_accesses E \setminus es).
Unlock
                                                                                                                   (\forall e' \in (es \cap mem\_accesses E).(e, e') \in X.memory\_order) \lor
    (s.L = Some \ p) \land (s.B \ p = [])
   s \xrightarrow{\text{Unlock } p} s \oplus \{L := \text{None}\}
                                                                                                                   (\forall e' \in (es \cap mem\_accesses E).(e', e) \in X.memory\_order)) \land
                                                                                                                X.rfmap \in reads\_from\_map\_candidates E \land
                                                                                                                 check_rfmap_written E X \wedge
                                                                                                                 check\_rfmap\_initial\ E\ X
```





### Hardware models:

inventing a usable abstraction for Power/ARM





#### Hardware models:

inventing a usable abstraction for Power/ARM

#### Disclaimer:

- 1. ARM MM is analogous to Power MM... all this is your phone!
- 2. The model I will present is (as far as we know) accurate for ARM if barriers weaker than DMB are not used.


...but ARM chips seem to have bugs - ask Luc for details.

Thread 0	Thread 1
x = 1	while (y==0) {};
y = 1	r = x

Observable behaviour: r = 0

Thread 0	Thread 1
x = 1	while (y==0) {};
y = 1	r = x

Observable behaviour: r = 0



Forbidden on SC and x86-TSO

Allowed and observed on Power

Three possible reasons (at least) for y = 1 and x = 0:

Thread 0	Thread 1
x = 1	while (y==0) {};
y = 1	r = x

Observable behaviour: r = 0


- 1. the two writes are performed in opposite order reordering store buffers
- 2. the two reads are performed in opposite order load reorder buffers / speculation
- 3. propagation of writes ignores order in which they are presented interconnects partitioned by address (cache lines)

Three pos

Power has all three!

- 1. the two writes are performed in opposite order reordering store buffers
- 2. the two reads are performed in opposite order load reorder buffers / speculation
- 3. propagation of writes ignores order in which they are presented interconnects partitioned by address (cache lines)

#### The model overall structure



Some aspects are thread-only, some storage-only, some both.


Threads and storage subsystem are abstract state machines.

Speculative execution in Threads; topology-independent Storage.

Much more complicated than x86-TSO.

Are you ready?

#### Thread




Each thread loads its code, instructions instances are initially marked in-flight.

In-flight instructions can be committed, not necessarily in program order.

When a branch is committed, the un-taken alternatives are discarded.

Instructions that follow an uncommitted branch cannot be committed.

In-flight instructions can be processed even before being committed (e.g. to speculate reads from memory, perform computation, ...).




The storage keeps (among other things):

1. for each thread, a list of the events propagated to the thread.

When receiving a write request, the storage adds the write event to the list of the events propagated to the thread who issued the request.


The storage can propagate an observed event to a thread list at any time (unless barriers / coherence /... conditions).

Threads can commit writes at any time (unless dependency / synch / pending /... conditions).



The storage can propagate an observed event to a thread list at any time (unless barriers / coherence /... conditions).

Threads can commit writes at any time (unless dependency / synch / pending /... conditions).




The storage keeps: ...


2. for each location, a partial order of coherence commitments

Idea 1: at the end of the execution, writes to each location are totally ordered.

Idea 2: during computation, reads and propagation of writes must respect the coherence order (reduce non-determism of previous rules).

Intuition: if a thread executes x=1 and then x=2, another thread cannot first read 2 and then 1.





Threads can issue read-requests at any time (unless dependency / synch / ...).

Issuing a read-request and committing a read are different actions.

Storage can accept a read-request by a thread at any time, and reply with the most recent write to the same address that has been propagated to the thread.

Remark: receiving a write-announce is not enough to commit a read instruction.

Write-announces can be invalidated, and read-requests can be re-issued.

Thread

. . .

Thread

Write request

Read request/Write announce
Barrier ack

### Simulation: 3. read\_satisfy

Thread 0	Thread 1
x = 1	r = x
x = 2	

### Simulation: 4. invalidate\_read

Thread 0	Thread 1
x = 1	r1 = x
	r2 = x

Remarks: loads can be speculated; difference between read/write transitions

Tuesday 17 December 13


ad.

**1**.

# Naïve message passing

Thread 0	Thread 1
x = 1	while (y==0) {};
y = 1	r = x

Observable behaviour: r = 0




Allowed and observed on Power

Simulation: 5. message\_passing

# Load buffering

Thread 0	Thread 1
r1 = x	r2 = y
y = 1	x = 1

Observable behaviour: r1 = r2 = 1



Test LB (d1): Allowed (basic data)

Forbidden on SC and x86-TSO

Allowed and observed on Power

Simulation: 6. load\_buffering

#### Power ISA 2.06 and ARM v7

Visible behaviour much weaker and subtle than x86.

Basically, program order is **not preserved** unless:

- writes to the same memory location (coherence)
- there is an address dependency between two loads
   data-flow path through registers and arith/logical operations from the value of the first
   load to the address of the second
- there is an address or data or control dependency between a load and a store
  - as above, or to the value store, or data flow to the test of an intermediate conditional branch


you use a synchronisation instruction (ptesync, hwsync, lwsync, eieio, mbar, isync).

# Load buffering with dependencies

Forbidden: 0:R2=1 ∧ 1:R2=1

LB+deps			ARM	
	 		 	)

Thread 0	Thread 1		
LDR R2, [R5]	LDR R2, [R4]		
AND R3, R2, #0	AND R3, R2, #0		
STR R1, [R3,R4]	STR R1, [R3,R5]		
Initial state: 0:R1=1 ∧ 0:R4=x ∧ 0:R5=y			
∧ 1:R1=1 ∧ 1:R4=x ∧ 1:R5=y			




Test LB+deps (d5): Forbidden (basic data)

Simulation: 7. load\_buffering\_data\_deps

Similarly with control dependencies, e.g.: Play with examples in the LB directory

### However dependencies might not be enough



Test WRC+deps (isa1v2): Allowed (basic data)

Exercise: WRC/WRC+addrs

### Memory barriers

Power: ptesync, hwsync, lwsync, eieio

ARM: DSB, DMB

For each applicable pair  $a_i,b_j$  the memory barrier ensures that  $a_i$  will be performed with respect to any processor or mechanism, to the extent required by the associated Memory Coherence Required attributes, before  $b_j$  is performed with respect to that processor or mechanism.

- A includes all applicable storage accesses by any such processor or mechanism that have been performed with respect to P1 before the memory barrier is created.
- B includes all applicable storage accesses by any such processor or mechanism that are performed after a Load instruction executed by that processor or mechanism has returned the value stored by a store that is in B.

# Memory bar

Power: ptesync, h

ARM: DSB, DMB

For each and will be perfected to the external quired attractions or the external cessor or

A in process

B ir proceinstr


Caution
Mind your head

returned the value stored by a store that is in B.

res that  $a_i$  schanism, rence Retothat pro-

y such
ed with
ed.
any such
er a *Load*unism has

### HWSYNC and LWSYNC




The storage accepts a barrier request (HWSYNC) from a thread.

The barrier request is added to the list of event propagated to that thread.

The thread cannot *execute* instructions following the barrier instructions without first receiving the barrier ack.

The storage sends the barrier ack only once all the preceding events have been propagated to all other threads.


### RWC with HWSYNC



Test WRC+syncs (m3s): Forbidden (basic data)

Simulation: WRC/WRC+syncs

### RWC with HWSYNC





Simulation: WRC/WRC+syncs

## If you want more...

#### Go to <a href="http://www.cl.cam.ac.uk/~pes20/ppcmem/">http://www.cl.cam.ac.uk/~pes20/ppcmem/</a>

For each test, either find a trace that leads to the final state, or convince yourself that such trace does not exists. Some tests are complicated...





Test RSW (ppo1): Allowed (basic data)



# Summary


### MPRI madness

You are encouraged to choose an internship earlier and earlier (I expect that in a future you will have to pick up a stage even before lectures begin).



Albert, Luc, and myself have some *super cool* ideas, do not hesitate to get in touch with us.

(and check the internship web-page)



1st year, Introduction to programming

Concurrent programming is hard!

Concurrent programming is hard!



2nd year, Operating systems

1st year, Introduction to programming

Concurrent programming is hard!




Concurrent programming

Concurrent programming is hard!



4th year, Advanced programming languages

ems



Concurrent programming is hard!


gramming

Concurrent programming is even harder than what I was taught at university!



is hard!





4th year, Advanced programming languages

Concurrent programming gramming is hard!

Concurrent programming is even harder than what I was taught at university!


We can't ignore it anymore:

we'll see that precise semantics, formal methods, appropriate language design, clever algorithms, are needed to put concurrent programming on solid basis.

1st year, Introduction to programming

4th year, Advanced programming languages

## Key interfaces



Low-level software

architectures

Hardware

**Applications** 

language definitions

Low-level software

These key interfaces are necessarily loose specifications.

Informal prose is a terrible way to express loose specifications: ambiguous, untestable, and usually wrong.

Architectures and language definitions should be mathematically rigorous, clarifying precisely just how loose one wants them to be.

(common misconception: *precise* = *tight*?)

### Resources



http://www.cl.cam.ac.uk/~pes20/weakmemory/index.html

P. Sewell, S. Sarkar, S. Owens, F. Zappa Nardelli, M. Myreen

x86-TSO: a rigorous and usable programmer's model for x86 multiprocessors

Communications of the ACM, Vol. 53, 2010

S. Sarkar, P. Sewell, J. Alglave, L. Maranget, D. Williams

**Understanding POWER multiprocessors** 

**PLDI 2011** 

L. Maranget, S. Sarkar, P. Sewell

A tutorial introduction to the ARM and POWER relaxed memory model

Draft: <a href="http://www.cl.cam.ac.uk/~pes20/ppc-supplemental/test7.pdf">http://www.cl.cam.ac.uk/~pes20/ppc-supplemental/test7.pdf</a>







Next lecture:

Assembler is has-been... why should I care?

