Part 1. Shared memory: an elusive abstraction

Francesco Zappa Nardelli                                     INRIA Paris-Rocquencourt

http://moscova.inria.fr/~zappa/projects/weakmemory

Based on work done by or with

Peter Sewell, Jaroslav Ševčík, Susmit Sarkar, Tom Ridge, Scott Owens,
Viktor Vafeiadis, Magnus O. Myreen, Kayvan Memarian, Luc Maranget,
Derek Williams, Pankaj Pawan, Thomas Braibant, Mark Batty, Jade Alglave.
High-level languages, compilers, multiprocessors... an elusive mix?

Francesco Zappa Nardelli

INRIA Paris-Rocquencourt

http://moscova.inria.fr/~zappa/projects/weakmemory

Based on work done by or with

Peter Sewell, Jaroslav Ševčík, Susmit Sarkar, Tom Ridge, Scott Owens, Viktor Vafeiadis, Magnus O. Myreen, Kayvan Memarian, Luc Maranget, Derek Williams, Pankaj Pawan, Thomas Braibant, Mark Batty, Jade Alglave.
Compilers vs. programmers
Compilers vs. programmers

Compilers and programmers should cooperate, don't they?
Constant propagation (an optimising compiler breaks your program)

A simple and innocent looking optimization:

```c
int x = 14;
int y = 7 - x / 2;
```
Constant propagation (an optimising compiler breaks your program)

A simple and innocent looking optimization:

\[
\begin{align*}
\text{int } x &= 14; \\
\text{int } y &= 7 - x / 2;
\end{align*}
\]

Consider the two threads below:

\[
\begin{align*}
x &= y = 0 \\
x &= 1 \\
\text{if } (y == 1) \\
\text{print } x
\end{align*}
\]

\[
\begin{align*}
\text{if } (x == 1) \\
x &= 0 \\
y &= 1
\end{align*}
\]

Intuitively, this program always prints 0
**Constant propagation** (an optimising compiler breaks your program)

A simple and innocent looking optimization:

```java
int x = 14;
int y = 7 - x / 2;
```

Consider the two threads below:

- For Sun HotSpot JVM or GCJ:
  ```java
  int x = 14;
  int y = 7 - 14 / 2;
  ```

- If `x = y = 0`:
  ```java
  x = 1
  if (y == 1) {
    x = 0
    y = 1
  }
  ```

*Sun HotSpot JVM or GCJ*: always prints 1.

Thursday, December 20, 12
Background: lock and unlock

• Suppose that two threads increment a shared memory location:

\[
x = 0
\]

\[
\begin{align*}
\text{tmp1} &= \ast x; \\
\ast x &= \text{tmp1} + 1; \\
\text{tmp2} &= \ast x; \\
\ast x &= \text{tmp2} + 1;
\end{align*}
\]

• If both threads read 0, (even in an ideal world) \( x == 1 \) is possible:

\[
\begin{align*}
\text{tmp1} &= \ast x; & \text{tmp2} &= \ast x; & \ast x &= \text{tmp1} + 1; & \ast x &= \text{tmp2} + 1
\end{align*}
\]
Background: lock and unlock

• **Lock** and **unlock** are primitives that prevent the two threads from interleaving their actions.

\[ x = 0 \]

```
lock();
tmp1 = *x;
*x = tmp1 + 1;
unlock();
```

```
lock();
tmp2 = *x;
*x = tmp2 + 1;
unlock();
```

• In this case, the interleaving below is forbidden, and we are guaranteed that \( x == 2 \) at the end of the execution.

```
tmp1 = *x;  tmp2 = *x;  *x = tmp1 + 1;  *x = tmp2 +1
```
Lazy initialisation (an unoptimising compiler breaks your program)

Deferring an object's initialisation until first use: a big win if an object is never used (e.g. device drivers code). Compare:

```java
int x = computeInitValue();  // eager initialization
...                         // clients refer to x
```

with:

```java
int xValue() {
  static int x = computeInitValue(); // lazy initialization
  return x;
}
...                         // clients refer to xValue()
```
The singleton pattern

Lazy initialisation is a pattern commonly used. In C++ you would write:

```cpp
class Singleton {
public:
    static Singleton *instance (void) {
        if (instance_ == NULL)
            instance_ = new Singleton;
        return instance_;
    }

    // other methods omitted

private:
    static Singleton *instance_; // other fields omitted
};

Singleton::instance () -> method ();
```

But this code is not thread safe! Why?
Making the singleton pattern thread safe

A simple thread safe version:

```cpp
class Singleton {
public:
    static Singleton *instance (void) {
        Guard<Mutex> guard (lock_); // only one thread at a time
        if (instance_ == NULL)
            instance_ = new Singleton;
        return instance_;
    }
private:
    static Mutex lock_;
    static Singleton *instance_;}
```

Every call to instance must acquire and release the lock: excessive overhead.
Obvious (broken) optimisation

class Singleton {
public:
    static Singleton *instance (void) {
        if (instance_ == NULL) {
            Guard<Mutex> guard (lock_); // lock only if unitialised
            instance_ = new Singleton;
        }
        return instance_;
    }

private:
    static Mutex lock_;  
    static Singleton *instance_; 
};

Exercise: why is it broken?
Clever programmers use double-check locking

class Singleton {
public:
    static Singleton *instance (void) {
        // First check
        if (instance_ == NULL) {
            // Ensure serialization
            Guard<Mutex> guard (lock_);
            // Double check
            if (instance_ == NULL)
                instance_ = new Singleton;
        }
        return instance_;
    }
private: [..]
};

Idea: re-check that the Singleton has not been created after acquiring the lock.
Double-check locking: clever but broken

The instruction

        instance_ = new Singleton;

does three things:
1) allocate memory
2) construct the object
3) assign to instance_ the address of the memory

Not necessarily in this order! For example:

        instance_ =
             operator new(sizeof(Singleton));  // 1
        new (instance_) Singleton    // 2

If this code is generated, the order is 1,3,2.
Broken...

```cpp
if (instance_ == NULL) { // Line 1
    Guard<Mutex> guard (lock_);
    if (instance_ == NULL) {
        instance_ =
        operator new(sizeof(Singleton)); // Line 2
        new (instance_) Singleton; }
```
The fundamental problem

*Problem*: You need a way to specify that step 3 come after steps 1 and 2.

There is no way to specify this in C++

Similar examples can be built for any programming language...
That pesky hardware (1)

Consider misaligned 4-byte accesses

```
int32_t a = 0

a = 0x44332211 if (a == 0x00002211) print "error"
```

(Disclaimer: compiler will normally ensure alignment)

Intel SDM x86 atomic accesses:

- $n$-bytes on an $n$-byte boundary ($n = 1,2,4,16$)

- P6 or later: … or if unaligned but within a cache line

**Question:** what about multi-word high-level language values?
That pesky hardware (1)

Consider misaligned 4-byte accesses

\[
\text{int32_t } a = 0
\]

\[
a = 0x44332211 \quad \text{if } (a == 0x00002211) \\
\text{print "error"}
\]

(Disclaimer: compiler will normally ensure alignment)

Intel SDM x86 atomic accesses:

• \(n\)-bytes on an \(n\)-byte boundary (\(n\) = 1, 2, 4, 16)

• P6 or later: … or if unaligned but within a cache line

Question: what about multi-word high-level language values?

This is called a \textit{out-of-thin air read}:
the program reads a value
that the programmer never wrote.
That pesky hardware (2)

Hardware optimisations can be observed by concurrent code:

<table>
<thead>
<tr>
<th>Thread 0</th>
<th>Thread 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>x = 1</td>
<td>y = 1</td>
</tr>
<tr>
<td>print y</td>
<td>print x</td>
</tr>
</tbody>
</table>

At the end of some executions:

```
0 0
```

is printed on the screen, both on x86 and Power/ARM).
That pesky hardware (2)

...and differ between architectures...

<table>
<thead>
<tr>
<th>Thread 0</th>
<th>Thread 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>x = 1</td>
<td>print y</td>
</tr>
<tr>
<td>y = 1</td>
<td>print x</td>
</tr>
</tbody>
</table>

At the end of some executions:

```
1 0
```

is printed on the screen on Power/ARM but not on x86.
Compilers vs. programmers
Compilers vs. programmers

Tension:
• the programmer wants to understand the code he writes
• the compiler and the hardware want to optimise it.

Which are the valid optimisations that the compiler or the hardware can perform without breaking the expected semantics of a concurrent program?

Which is the semantics of a concurrent program?
This lecture

Programming language models

1) defining the semantics of a concurrent programming language
2) data-race freedom
3) soundness of compiler optimisations

Previous lecture: hardware models

1) why are industrial specs so often flawed?
   focus on x86, with a glimpse of Power/ARM
2) usable models: x86-TSO, PowerARM
A brief tour of compiler optimisations
World of optimisations

A typical compiler performs many optimisations.

gcc 4.4.1. with -O2 option goes through 147 compilation passes.

computed using -fdump-tree-all and -fdump-rtl-all

Sun Hotspot Server JVM has 18 high-level passes with each pass composed of one or more smaller passes.

World of optimisations

A typical compiler performs many optimisations.

- Common subexpression elimination
  (copy propagation, partial redundancy elimination, value numbering)
- (conditional) constant propagation
- dead code elimination
- loop optimisations
  (loop invariant code motion, loop splitting/peeling, loop unrolling, etc.)
- vectorisation
- peephole optimisations
- tail duplication removal
- building graph representations/graph linearisation
- register allocation
- call inlining
- local memory to registers promotion
- spilling
- instruction scheduling
World of optimisations

However only some optimisations change shared-memory traces:

- **Common subexpression elimination**
  (copy propagation, partial redundancy elimination, value numbering)
- (conditional) constant propagation
- dead code elimination
- loop optimisations
  (loop invariant code motion, loop splitting/peeling, loop unrolling, etc.)
- vectorisation
- **peephole optimisations**
- tail duplication removal
- building graph representations/graph linearisation
- register allocation
- call inlining
- **local memory to registers promotion**
- **spilling**
- instruction scheduling
Memory optimisations

Optimisations of shared memory can be classified as:

*Eliminations* (of reads, writes, sometimes synchronisation).

*Reordering* (of independent non-conflicting memory accesses).

*Introductions* (of reads – rarely).
Eliminations

This includes common subexpression elimination, dead read elimination, overwritten write elimination, redundant write elimination.

**Irrelevant read elimination:**

\[
    r=*x; \ C \rightarrow \ C
\]

where \( r \) is not free in \( C \).

**Redundant read after read elimination:**

\[
    r1=*x; \ r2=*x \rightarrow r1=*x; \ r2=r1
\]

**Redundant read after write elimination:**

\[
    *x=r1; \ r2=*x \rightarrow *x=r1; \ r2=r1
\]
Reordering

Common subexpression elimination, some loop optimisations, code motion.

*Normal memory access reordering:*

\[
\begin{align*}
  r1 &= *x; \quad r2 = *y \rightarrow r2 = *y; \quad r1 = *x \\
  *x &= r1; \quad *y = r2 \rightarrow *y = r2; \quad *x = r1 \\
  r1 &= *x; \quad *y = r2 \iff *y = r2; \quad r1 = *x
\end{align*}
\]

*Roach motel reordering:*

\[
\begin{align*}
  \text{memop; lock m} &\rightarrow \text{lock m; memop} \\
  \text{unlock m; memop} &\rightarrow \text{memop; unlock m}
\end{align*}
\]

where memop is *x=r1 or r1=*x
Memory access introduction

Can an optimisation introduce memory accesses?

Yes, but rarely:

```c
i = 0;
...
while (i != 0) {
    j = *x + 1;
    i = i-1
}
```

→

```c
i = 0;
...
tmp = *x;
while (i != 0) {
    j = tmp + 1;
    i = i-1
}
```

Note that the loop body is not executed.
Memory access introduction

Can an optimisation introduce memory accesses?
Yes, but rarely:

Note that the loop body is not executed.

→

Back to our question now:
Which is the semantics of a concurrent program?

Note that the loop body is not executed.
Naive answer: enforce sequential consistency
Sequential consistency

Multiprocessors have a sequentially consistent shared memory when:

...the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program...

Compilers, programmers & sequential consistency
Compilers, programmers & sequential consistency

Simple and intuitive programming model
Compilers, programmers & sequential consistency

Expensive to implement

Simple and intuitive programming model
An SC-preserving compiler, obtained by restricting the optimization phases in LLVM, a state-of-the-art C/C++ compiler, incurs an average slowdown of 3.8% and a maximum slowdown of 34% on a set of 30 programs from the SPLASH-2, PARSEC, and SPEC CINT2006 benchmark suites.

Expensive to implement

And this study supposes that the hardware is SC.
SC and hardware

The compiler must insert enough synchronising instructions to prevent hardware reorderings. On x86 we have:

- **MFENCE**
  - flush the local write buffer

- **LOCK prefix (e.g. CMPXCHG)**
  - flush the local write buffer
  - globally lock the memory

<table>
<thead>
<tr>
<th>Initial: ([x]=0 \land [y]=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>proc 0</td>
</tr>
<tr>
<td>-----------------------------</td>
</tr>
<tr>
<td>MOV [x]←$1</td>
</tr>
<tr>
<td>MFENCE</td>
</tr>
<tr>
<td>MOV EAX←[y]</td>
</tr>
</tbody>
</table>

**Forbid**: \(EAX=0 \land EBX=0\)

- Initially, \([100]=0\)
- At the end, \([100]=2\)

<table>
<thead>
<tr>
<th>proc:0</th>
<th>proc:1</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOCK; INC [100]</td>
<td>LOCK; INC [100]</td>
</tr>
</tbody>
</table>

These consumes hundreds of cycles… ideally should be avoided.

*Naively recovering SC on x86 incurs in a ~40% overhead.*
An SC-preserving compiler, obtained by restricting the optimization phases in LLVM, a state-of-the-art C/C++ compiler, incurs an average slowdown of 3.8% and a maximum slowdown of 34% on a set of 30 programs from the SPLASH-2, PARSEC, and SPEC CINT2006 benchmark suites.

And this study supposes that the hardware is SC.

What is an SC-preserving compiler?

When is a compiler correct?
When is a compiler correct?

A compiler is correct if any behaviour of the compiled program could be exhibited by the original program.

i.e. for any execution of the compiled program, there is an execution of the source program with the same observable behaviour.

*Intuition:* we represent programs as sets of memory action traces, where the trace is a sequence of memory actions of a single thread.

*Intuition:* the observable behaviour of an execution is the subtrace of external actions.
Example

\[ P_1 = \*x = 1 \quad | \quad r_1 = \*x; \ r_2 = \*x; \]
\[ \quad \text{if } r_1=r_2 \text{ then print 1 else print 2} \]

\[ P_2 = \*x = 1 \quad | \quad r_1 = \*x; \ r_2 = r_1; \]
\[ \quad \text{if } r_1=r_2 \text{ then print 1 else print 2} \]

Is the transformation from P1 to P2 correct (in an SC semantics)?
Example

\[ P_1 = *x = 1 \quad | \quad r_1 = *x; \ r_2 = *x; \]
\[ \quad \text{if } r_1=r_2 \ \text{then print } 1 \ \text{else print } 2 \]

\[ P_2 = *x = 1 \quad | \quad r_1 = *x; \ r_2 = r_1; \]
\[ \quad \text{if } r_1=r_2 \ \text{then print } 1 \ \text{else print } 2 \]
Example

\[ P_1 = *x = 1 \quad \text{r1 = *x; r2 = *x;}
\]
\[ \text{if r1=r2 then print 1 else print 2} \]

\[ P_2 = *x = 1 \quad \text{r1 = *x; r2 = r1;}
\]
\[ \text{if r1=r2 then print 1 else print 2} \]

Executions of P1:

\[ W_{t_1} x=1, R_{t_2} x=1, R_{t_2} x=1, P_{t_2} 1 \]
\[ R_{t_2} x=0, W_{t_1} x=1, R_{t_2} x=1, P_{t_2} 2 \]
\[ R_{t_2} x=0, R_{t_2} x=0, W_{t_1} x=1, P_{t_2} 1 \]
\[ R_{t_2} x=0, R_{t_2} x=0, P_{t_2} 1, W_{t_1} x=1 \]
Example

\[ P_1 = *x = 1 \quad \mid \quad r1 = *x; \ r2 = *x; \]
\[ \quad \quad \quad \quad \quad \quad \quad \quad \quad \quad \quad \text{if } r1=r2 \text{ then print 1 else print 2} \]

\[ P_2 = *x = 1 \quad \mid \quad r1 = *x; \ r2 = r1; \]
\[ \quad \quad \quad \quad \quad \quad \quad \quad \quad \quad \quad \text{if } r1=r2 \text{ then print 1 else print 2} \]

Executions of P1:

\[ W_{t_1} \ x=1, R_{t_2} \ x=1, R_{t_2} \ x=1, P_{t_2} \ 1 \]
\[ R_{t_2} \ x=0, W_{t_1} \ x=1, R_{t_2} \ x=1, P_{t_2} \ 2 \]
\[ R_{t_2} \ x=0, R_{t_2} \ x=0, W_{t_1} \ x=1, P_{t_2} \ 1 \]
\[ R_{t_2} \ x=0, R_{t_2} \ x=0, P_{t_2} \ 1, W_{t_1} \ x=1 \]

Executions of P2:

\[ W_{t_1} \ x=1, R_{t_2} \ x=1, P_{t_2} \ 1 \]
\[ R_{t_2} \ x=0, W_{t_1} \ x=1, P_{t_2} \ 1 \]
\[ R_{t_2} \ x=0, P_{t_2} \ 1, W_{t_1} \ x=1 \]
Example

\[ P_1 = *x = 1 \quad \text{r1 = } *x; \quad \text{r2 = } *x; \]
\[ \text{if r1=r2 then print 1 else print 2} \]

\[ P_2 = *x = 1 \quad \text{r1 = } *x; \quad \text{r2 = } r1; \]
\[ \text{if r1=r2 then print 1 else print 2} \]

Executions of P1:

- \( W_{t_1} x=1, R_{t_2} x=1, R_{t_2} x=1, P_{t_2} 1 \)
- \( R_{t_2} x=0, W_{t_1} x=1, R_{t_2} x=1, P_{t_2} 2 \)
- \( R_{t_2} x=0, R_{t_2} x=0, W_{t_1} x=1, P_{t_2} 1 \)
- \( R_{t_2} x=0, R_{t_2} x=0, P_{t_2} 1, W_{t_1} x=1 \)

Behaviours of P1: \([P_{t_2} 1], [P_{t_2} 2]\)

Executions of P2:

- \( W_{t_1} x=1, R_{t_2} x=1, P_{t_2} 1 \)
- \( R_{t_2} x=0, W_{t_1} x=1, P_{t_2} 1 \)
- \( R_{t_2} x=0, P_{t_2} 1, W_{t_1} x=1 \)

Behaviours of P2: \([P_{t_2} 1]\)
Example

$$P_1 = *x = 1 \quad | \quad r_1 = *x; \quad r_2 = *x;$$
if r_1=r_2 then print 1 else print 2

$$P_2 = *x = 1 \quad | \quad r_1 = *x; \quad r_2 = r_1;$$
if r_1=r_2 then print 1 else print 2

Executions of P1:

Behaviours of P1: \([P_{t_2} 1], [P_{t_2} 2]\)

Behaviours of P2:

\([P_{t_2} 1]\)

It is correct to rewrite P1 into P2, but not the opposite!
General CSE incorrect in SC

\[
\begin{align*}
  *x &= 1; & \text{if } *x=1 &\text{ then (} \\
  *y &= 1; & *x &= 2; \\
  \text{if } *y &= 2 & *y &= 2 \\
  \text{then print } *x &\text{ )}
\end{align*}
\]

There is only one execution with a printing behaviour:

\[
\begin{align*}
  W_{t_1} x=1, W_{t_1} y=1, R_{t_2} x=1, W_{t_2} x=2, W_{t_2} y=2, R_{t_1} y=2, R_{t_1} x=2, P_{t_1} 2
\end{align*}
\]
General CSE incorrect in SC

\[ *x = 1; \]
\[ *y = 1; \]
\[ \text{if } *y = 2 \]
\[ \text{then print } *x \]

\[ \text{if } *x=1 \text{ then (} \]
\[ \text{\quad } *x = 2; \]
\[ \text{\quad } *y = 2 \]
\[ \text{)} \]

But a compiler would optimise to:

\[ *x = 1; \]
\[ *y = 1; \]
\[ \text{if } *y = 2 \]
\[ \text{then print 1} \]

\[ \text{if } *x=1 \text{ then (} \]
\[ \text{\quad } *x = 2; \]
\[ \text{\quad } *y = 2 \]
\[ \text{)} \]
General CSE incorrect in SC

\[ *x = 1; \]
\[ *y = 1; \]
\[ \text{if } *y = 2 \]
\[ \text{then print 1} \]
\[ \text{if } *x = 1 \text{ then (} \]
\[ *x = 2; \]
\[ *y = 2 \]
\[ ) \]

The only execution with a printing behaviour in the optimised code is:

\[ W_{t_1} x=1, W_{t_1} y=1, R_{t_2} x=1, W_{t_2} x=2, W_{t_2} y=2, R_{t_1} y=2, P_{t_1} 1 \]

So the optimisation is not correct.
General CSE incorrect in SC

Our first example highlighted that CSE is incorrect in SC.

Here is another example.

\[
\begin{align*}
*x &= 1; & r &= *x; \\
*y &= 1; & \text{print } r;
\end{align*}
\]
General CSE incorrect in SC

*\*x = 1; \quad r = *x; \\
*\*y = 1; \quad print \ r; \\
\quad \quad print \ *y; \\
\quad \quad print \ *x;

The observable behaviours are (note that 0 - 1 - 0 is not observable):

\[
\begin{array}{c}
[P_{t2}, 1, P_{t2}, 1, P_{t2}, 1] \\
[P_{t2}, 1, P_{t2}, 0, P_{t2}, 1] \\
[P_{t2}, 0, P_{t2}, 1, P_{t2}, 1] \\
[P_{t2}, 0, P_{t2}, 0, P_{t2}, 1] \\
[P_{t2}, 0, P_{t2}, 0, P_{t2}, 0]
\end{array}
\]
General CSE incorrect in SC

\[
\begin{align*}
*x &= 1; & r &= *x; \\
*y &= 1; & \text{print } r; \\
\text{print } *y; & \text{print } *x;
\end{align*}
\]

But a compiler would optimise as:

\[
\begin{align*}
*x &= 1; & r &= *x; \\
*y &= 1; & \text{print } r; \\
\text{print } *y; & \text{print } r;
\end{align*}
\]
Let's compare the behaviours of the two programs:

<table>
<thead>
<tr>
<th>$\text{Program 1}$</th>
<th>$\text{Program 2}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$*x = 1$;</td>
<td>$*x = 1$;</td>
</tr>
<tr>
<td>$*y = 1$;</td>
<td>$*y = 1$;</td>
</tr>
<tr>
<td>$r = *x;$</td>
<td>$r = *x;$</td>
</tr>
<tr>
<td>print $r$;</td>
<td>print $r$;</td>
</tr>
<tr>
<td>print $*y;$</td>
<td>print $*y$;</td>
</tr>
<tr>
<td>print $*x$;</td>
<td>print $r$;</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>States</th>
<th>States</th>
</tr>
</thead>
<tbody>
<tr>
<td>$[P_{t2} 1, P_{t2} 1, P_{t2} 1]$</td>
<td>$[P_{t2} 1, P_{t2} 1, P_{t2} 1]$</td>
</tr>
<tr>
<td>$[P_{t2} 1, P_{t2} 0, P_{t2} 1]$</td>
<td>$[P_{t2} 1, P_{t2} 0, P_{t2} 1]$</td>
</tr>
<tr>
<td>$[P_{t2} 0, P_{t2} 1, P_{t2} 1]$</td>
<td>$[P_{t2} 0, P_{t2} 1, P_{t2} 0]$</td>
</tr>
<tr>
<td>$[P_{t2} 0, P_{t2} 0, P_{t2} 1]$</td>
<td>$[P_{t2} 0, P_{t2} 0, P_{t2} 0]$</td>
</tr>
</tbody>
</table>
General CSE incorrect in SC

Let's compare the behaviours of the two programs:

The optimised program exhibits a new, unexpected, behaviour.
Reordering incorrect

\[
\begin{align*}
*x &= 1; & *y &= 1; & r1 &= *y \\
r1 &= *y & r2 &= *x; & \Rightarrow & *x &= 1; & r2 &= *x; \\
\text{print } r1 & & \text{print } r2 & & \text{print } r1 & & \text{print } r2
\end{align*}
\]

Again, the optimised program exhibits a new behaviour:

\[
\begin{align*}
[\mathcal{P}_{t_1} 0, \mathcal{P}_{t_2} 1] & & [\mathcal{P}_{t_1} 0, \mathcal{P}_{t_2} 1] \\
[\mathcal{P}_{t_1} 1, \mathcal{P}_{t_2} 0] & & [\mathcal{P}_{t_1} 1, \mathcal{P}_{t_2} 0] \\
[\mathcal{P}_{t_1} 1, \mathcal{P}_{t_2} 1] & & [\mathcal{P}_{t_1} 1, \mathcal{P}_{t_2} 1] \\
[\mathcal{P}_{t_1} 0, \mathcal{P}_{t_2} 0] & & [\mathcal{P}_{t_1} 0, \mathcal{P}_{t_2} 0]
\end{align*}
\]
Elimination of adjacent accesses

There are some correct optimisations under SC. For example it is correct to rewrite:

\[ r1 = *x; r2 = *x \quad \rightarrow \quad r1 = *x; r2 = r1 \]

*The basic idea*: whenever we perform the read \( r1 = *x \) in the optimised program, we perform *both* reads in the source program.

(More on this later)
Elimination of adjacent accesses

There are some correct optimisations under SC. For example it is correct to rewrite:

\[ r1 = *x; \ r2 = *x \quad \rightarrow \quad r1 = *x; \ r2 = r1 \]

Can we define a model that:
1) enables more optimisations than SC, and
2) retains the simplicity of SC?

(More on this later)
Alternative answer: data-race freedom
Data-race freedom

Our examples again:

- the problematic transformations (e.g. swapping the two writes in thread 0) do not change the meaning of single-threaded programs;

- the problematic transformations are detectable only by code that allows two threads to access the same data simultaneously in conflicting ways (e.g. one thread writes the data read by the other).

<table>
<thead>
<tr>
<th>Thread 0</th>
<th>Thread 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>*y = 1</td>
<td>if *x == 1</td>
</tr>
<tr>
<td>*x = 1</td>
<td>then print *y</td>
</tr>
</tbody>
</table>

Observable behaviour: 0
Data-race freedom

Our examples again:

- the problematic transformations (e.g. swapping the two writes in thread 0) do not change the meaning of single-threaded programs;
- the problematic transformations are detectable only by code that allows two threads to access the same data simultaneously in conflicting ways (e.g. one thread writes the data read by the other).

<table>
<thead>
<tr>
<th>Thread 0</th>
<th>Thread 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>*y = 1</td>
<td>if *x == 1</td>
</tr>
<tr>
<td></td>
<td>print *y</td>
</tr>
</tbody>
</table>

...intuition...

Programming languages provide synchronisation mechanisms if these are used (and implemented) correctly, we might avoid the issues above...
Prohibit data races

Defined as follows:

• two memory operations conflict if they access the same memory location and at least one is a store operation;

• a SC execution (interleaving) contains a data race if two conflicting operations corresponding to different threads are adjacent (maybe executed concurrently).

Example: a data race in the example above:

\[ W_{t_1} y=1, W_{t_1} x=1, R_{t_2} x=1, R_{t_2} y=1, P_{t_2} 1 \]
Prohibit *data races*

Defined as follows:

- two memory operations conflict if they access the same memory location and at least one is a store operation;
- a SC execution (interleaving) contains a data race if two conflicting operations corresponding to different threads are adjacent (maybe executed concurrently).

*Example*: a data race in the example above:

<table>
<thead>
<tr>
<th>Thread 0</th>
<th>Thread 1</th>
</tr>
</thead>
<tbody>
<tr>
<td><em>y = 1</em></td>
<td>if <em>x == 1</em></td>
</tr>
<tr>
<td><em>x = 1</em></td>
<td>then print <em>y</em></td>
</tr>
</tbody>
</table>

Observable behaviour: 0

---

The definition of data race quantifies only over the sequential consistent executions.
How do we avoid data races? (focus on high-level languages)

• Locks
  No `lock(l)` can appear in the interleaving unless prior `lock(l)` and `unlock(l)` calls from other threads balance.

• Atomic variables
  Allow concurrent access “exempt” from data races. Called `volatile` in Java.

Example:

<table>
<thead>
<tr>
<th>Thread 0</th>
<th>Thread 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>*y = 1</td>
<td>lock();</td>
</tr>
<tr>
<td>lock();</td>
<td>tmp = *x;</td>
</tr>
<tr>
<td>*x = 1</td>
<td>unlock();</td>
</tr>
<tr>
<td>unlock();</td>
<td>if tmp = 1</td>
</tr>
<tr>
<td></td>
<td>then print *y</td>
</tr>
</tbody>
</table>
How do we avoid data races? (focus on high-level languages)

This program is data-race free:

<table>
<thead>
<tr>
<th>Thread 0</th>
<th>Thread 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>*y = 1</td>
<td></td>
</tr>
<tr>
<td>lock();</td>
<td></td>
</tr>
<tr>
<td>*x = 1</td>
<td></td>
</tr>
<tr>
<td>unlock();</td>
<td></td>
</tr>
<tr>
<td>lock();</td>
<td></td>
</tr>
<tr>
<td>tmp = *x;</td>
<td></td>
</tr>
<tr>
<td>unlock();</td>
<td></td>
</tr>
<tr>
<td>if tmp = 1 then print *y</td>
<td></td>
</tr>
</tbody>
</table>

* y = 1; lock(); *x = 1; unlock();
lock(); tmp = *x; unlock(); if tmp=1 then print *y

* y = 1; lock(); tmp = *x; unlock();
lock(); *x = 1; unlock(); if tmp=1

* y = 1; lock(); tmp = *x; unlock(); if tmp=1; lock(); *x = 1; unlock();
lock(); tmp = *x; unlock(); *y = 1; if tmp=1; lock(); *x = 1; unlock();
lock(); tmp = *x; unlock(); *y = 1; if tmp=1; lock(); *x = 1; unlock();
How do we avoid data races? (focus on high-level languages)

- **lock()**, **unlock()** are opaque for the compiler: viewed as potentially modifying any location, memory operations cannot be moved past past them.
- **lock()**, **unlock()** contain "sufficient fences" to prevent hardware reordering across them and global ordering.

```plaintext
*y = 1; lock(); x = 1; unlock();
lock(); tmp = *x; unlock(); if tmp=1 then print *y
```
How do we avoid data races? (focus on high-level languages)

- `lock()`, `unlock()` are opaque for the compiler: viewed as potentially modifying any location, memory operations cannot be moved past them.
- `lock()`, `unlock()` contain "sufficient fences" to prevent hardware reordering across them.

Compiler/hardware can continue to reorder accesses

**Intuition:** compiler/hardware do not know about threads, but only racing threads can tell the difference!
Another example of DRF program

*Exercise*: is this program DRF?

<table>
<thead>
<tr>
<th></th>
<th>Thread 0</th>
<th>Thread 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>if</td>
<td>*x == 1</td>
<td>if *y == 1</td>
</tr>
<tr>
<td>then</td>
<td>*y = 1</td>
<td>then *x = 1</td>
</tr>
</tbody>
</table>

Thursday, December 20, 12
Another example of DRF program

*Exercise*: is this program DRF?

<table>
<thead>
<tr>
<th>Thread 0</th>
<th>Thread 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>if ( *x == 1 ) then ( *y = 1 )</td>
<td>if ( *y == 1 ) then ( *x = 1 )</td>
</tr>
</tbody>
</table>

*Answer*: yes!

The writes cannot be executed in any SC execution, so they cannot participate in a data race.
Another example of DRF program

Exercise: is this program DRF?

<table>
<thead>
<tr>
<th>Thread 0</th>
<th>Thread 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>if *x == 1</td>
<td>if *y == 1</td>
</tr>
<tr>
<td>then *y = 1</td>
<td>then *x = 1</td>
</tr>
</tbody>
</table>

Data-race freedom is not the ultimate panacea
- the absence of data-races is hard to verify / test (undecidable)
- imagine debugging: my program ended with a wrong result, then either my program has a bug OR it has a data-race
Validity of compiler optimisations, summary

<table>
<thead>
<tr>
<th>Transformation</th>
<th>SC</th>
<th>DRF</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory trace preserving transformations</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Redundant read after read elimination</td>
<td>✓*</td>
<td>✓</td>
</tr>
<tr>
<td>Redundant read after write elimination</td>
<td>✓*</td>
<td>✓</td>
</tr>
<tr>
<td>Irrelevant read elimination</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Redundant write before write elimination</td>
<td>✓*</td>
<td>✓</td>
</tr>
<tr>
<td>Redundant write after read elimination</td>
<td>✓*</td>
<td>✓</td>
</tr>
<tr>
<td>Irrelevant read introduction</td>
<td>✓</td>
<td>×</td>
</tr>
<tr>
<td>Normal memory accesses reordering</td>
<td>×</td>
<td>✓</td>
</tr>
<tr>
<td>Roach-motel reordering</td>
<td>× (✓ for locks)</td>
<td>✓</td>
</tr>
<tr>
<td>External action reordering</td>
<td>×</td>
<td>✓</td>
</tr>
</tbody>
</table>

* Optimisations legal only on adjacent statements.
<table>
<thead>
<tr>
<th>Transformation</th>
<th>SC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory trace preserving transformations</td>
<td>✓</td>
</tr>
</tbody>
</table>

Jaroslav Sevcik

*Safe Optimisations for Shared-Memory Concurrent Programs*

*PLDI 2011*

Roach-motel *reordering*  
External action *reordering*

* Optimisations legal only on adjacent statements.*
Compilers, programmers & data-race freedom
Compilers, programmers & data-race freedom

Can be implemented efficiently
Compilers, programmers & data-race freedom

Can be implemented efficiently

Intuitive programming model (but detecting races is tricky!)
Data-race freedom, formalisation
A toy language: semantics

**location, x**  
shared memory location

**register, r**  
thread-local variable

**integer, n**  
integers

**thread_id, t**  
thread identifier

**statement, s ::=**  
statements

- \( r := x \)  
  read from memory
- \( x := r \)  
  write to memory
- \( r := n \)  
  read from memory
- lock  
  lock
- unlock  
  unlock
- print \( r \)  
  output

**program, p ::= s;...;s**  
a program is a sequence of statements

**system ::=**  
concurrent system

- \( t_0: p_0 \)  
- \( ... \)
- \( t_n: p_n \)  
parallel composition of \( n \) threads
A toy language: semantics

We work with a toy language, but all this scales to the full Java Memory Model.

A toy language: semantics

<table>
<thead>
<tr>
<th>location, ( x )</th>
<th>shared memory location</th>
</tr>
</thead>
<tbody>
<tr>
<td>register, ( r )</td>
<td>thread-local variable</td>
</tr>
<tr>
<td>integer, ( n )</td>
<td>integers</td>
</tr>
<tr>
<td>thread_id, ( t )</td>
<td>thread identifier</td>
</tr>
<tr>
<td>statement, ( s )</td>
<td>( \text{::=} ) statements</td>
</tr>
<tr>
<td>( r := x )</td>
<td>read from memory</td>
</tr>
<tr>
<td>( x := r )</td>
<td>write to memory</td>
</tr>
<tr>
<td>( r := n )</td>
<td>read from memory</td>
</tr>
<tr>
<td>lock</td>
<td>lock</td>
</tr>
<tr>
<td>unlock</td>
<td>unlock</td>
</tr>
<tr>
<td>print ( r )</td>
<td>output</td>
</tr>
</tbody>
</table>

program, \( p ::= s; \ldots; s \) a program is a sequence of statements

system ::= concurrent system

\[ t_0:p_0 \ | \ldots \ | \ t_n:p_n \] parallel composition of \( n \) threads
Traces and tracesets

Definition [trace]: a sequence of memory operations (read, write, thread start, I/O, synchronisation). Thread start is always the first action of thread. All actions in a trace belong to the same thread.

Definition [traceset]: a traceset is a prefix-closed set of traces.

Sample traceset:

<table>
<thead>
<tr>
<th>Thread 0</th>
<th>Thread 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>( r1 := x )</td>
<td>( r2 := y )</td>
</tr>
<tr>
<td>( y := r1 )</td>
<td>( x := 1 )</td>
</tr>
<tr>
<td></td>
<td>( \text{print } r2 )</td>
</tr>
</tbody>
</table>

\[
\{ [S(0), R[x=v], W[y=v]] \mid v \in V \} \\
\cup \{ [S(1), R[y=v], W[x=1], X(v)] \mid v \in V \}
\]
Traces and tracesets

**Definition [trace]:**
a sequence of memory operations (read, write, thread start, I/O, synchronisation). Thread start is always the first action of a thread. All actions in a trace belong to the same thread.

**Definition [traceset]:**
a traceset is a prefix-closed set of traces.

**Remarks:**
1. Reads can read arbitrary values from memory.
2. Tracesets should not be confused with interleavings.
3. Tracesets do not enforce receptiveness or determinism:
   
   \[
   \{[S(0)], [S(0), R[x=1]], [S(0), W[y=1]]\}
   \]
   
is also a valid traceset for the example below.

**Sample traceset:**

<table>
<thead>
<tr>
<th>Thread 0</th>
<th>Thread 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>r1:=x</td>
<td>r2:=y</td>
</tr>
<tr>
<td>y:=r1</td>
<td>x:=1</td>
</tr>
<tr>
<td></td>
<td>print r2</td>
</tr>
</tbody>
</table>

\[
\{[S(0), R[x=v], W[y=v]] \mid v \in V\}
\cup \{[S(1), R[y=v], W[x=1], X(v)] \mid v \in V\}
\]
Associate tracesets to toy language programs

\[
\begin{align*}
< S, r := x; s > & \xrightarrow{R[x=v]} < S[r=v], s > \\
< S, x := r; s > & \xrightarrow{W[x=S(r)]} < S, s > \\
< S, r := n; s > & \xrightarrow{T} < S[r=n], s > \\
< S, \text{lock}; s > & \xrightarrow{L} < S, s > \\
< S, \text{unlock}; s > & \xrightarrow{U} < S, s > \\
< S, \text{print } r; s > & \xrightarrow{X(S(r))} < S, s > \\
< S, t_0:p_0 \ | \ ... \ | \ t_n:p_n > & \xrightarrow{S(i)} < S, p_i >
\end{align*}
\]
Tracesets and interleavings

Definition [interleaving]: an interleaving is a sequence of thread-identifier-action pairs.

Example: $y:=1; \ || \ r2:=v;\text{print}\ r2$;

$I' = [\langle 0, S(0) \rangle, \langle 1, S(1) \rangle, \langle 0, W[y=1] \rangle, \langle 1, R[v=0] \rangle, \langle 1, X(0) \rangle]$  

Given an interleaving $I$, the trace of $tid$ in $I$ is the sequence of actions of thread $tid$ in $I$, e.g.:

trace $1\ I' = [\ S(1), \ R[v=0], \ X(0) \ ]$.

Conversely, given a traceset, we can compute all the well-formed interleavings (called executions)... (next slide)
Tracesets and interleavings

An interleaving \( I \) is an *execution* of a traceset \( T \) if:

- for all \( tid \), trace \( tid \ I \in T \) (traces belong to the traceset)
- \( tids \) correspond to entry points \( S(tid) \)
- lock / unlock alternates correctly
- each read sees the most recent write to the same location (read/from).

(The last property enforce the sequentially consistent semantics for memory accesses).
Tracesets and interleavings

An interleaving $I$ is an execution of a traceset $T$ if:

- for all $tid$, $\text{trace}_{tid} \in T$ (traces belong to the traceset)
- $tid$s correspond to entry points $S(tid)$
- lock / unlock alternates correctly
- each read sees the most recent write to the same location (read/from).

(The last property enforce the sequentially consistent semantics for memory accesses).

Remarks:

1. Interleavings order totally the actions, and do not keep track of which actions happen in parallel.

2. It is however possible to put more structure on interleavings, and recover informations about concurrency.
Happens-before

Definition [program order]: program order, \(<_\text{po}\), is a total order over the actions of the same thread in an interleaving.

Definition [synchronises with]: in an interleaving \(I\), index \(i\) synchronises-with index \(j\), \(i <_{\text{sw}} j\), if \(i < j\) and \(A(i) = U\) (unlock), \(A(j) = L\) (lock).

Definition [happens-before]: Happens-before is the transitive closure of program order and synchronises with.
Examples of happens before

<table>
<thead>
<tr>
<th>Thread 0</th>
<th>Thread 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>*y = 1</td>
<td>\text{lock();}</td>
</tr>
<tr>
<td>\text{lock();}</td>
<td>\text{temp = *x;}</td>
</tr>
<tr>
<td>*x = 1</td>
<td>\text{unlock();}</td>
</tr>
<tr>
<td>\text{unlock();}</td>
<td>\text{if temp = 1 then print *y}</td>
</tr>
</tbody>
</table>

\[0:W[y=1], 0:L, 0:W[x=1], 0:U, 1:L, 1:R[x=1], 1:U, 1:R[y=1], 1:X(1)\]

\[0:W[y=1], 1:L, 1:R[x=0], 1:U, 0:L, 0:W[x=1], 0:U\]

S(tid) actions omitted.
Data-race freedom

Definition [*data-race-freedom*]: A traceset is **data-race free** if none of its executions has two adjacent conflicting actions from different threads.

Equivalently, a traceset is data-race free if in all its executions all pairs of conflicting actions are ordered by happens-before.

**A racy program**

<table>
<thead>
<tr>
<th>Thread 0</th>
<th>Thread 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>*y = 1</td>
<td>if *x == 1</td>
</tr>
<tr>
<td>*x = 1</td>
<td>then print *y</td>
</tr>
</tbody>
</table>

Two conflicting accesses not related by happens before:

0:W[y=1], 1:R[x=0], 0:W[x=1]
Data-race freedom: equivalence of definitions

Given an execution

\[ \alpha ++ [a] ++ \beta ++ [b] \]

of a traceset \( T \) where \([a]\) and \([b]\) are the first conflicting actions not related by happen-before, we build the interleaving

\[ \alpha ++ \beta' ++ [a] ++ [b] \]

where \( \beta' \) are all the actions from \( \beta \) that strictly happen-before \([b]\).

It remains to show that \( \alpha ++ \beta' ++ [a] ++ [b] \) is an execution of \( T \).

The formal proof is tedious and not easy (see Boyland 2008, Bohem & Adve 2008, Sevcik), here will give the intuitions of the construction on an example.
Data-race freedom: equivalence of definitions

Thread 1: x := 1; r1 := x; print r1;
Thread 2: r2 := z; print r2; x := 2;
Defining programming language memory models
Option 1

Don't.

No concurrency.

Poor match for current trends
Option 2

Don't.

No shared memory

A good match for some problems (see Erlang, MPI, ...)

Thursday, December 20, 12
Option 3

Don't.

But language ensures data-race freedom

Possible (e.g. by ensuring data accesses protected by associated locks, or fancy effect type systems), but likely to be inflexible.
Option 3

Don't.

But language ensures data-race freedom

Possible (e.g. by ensuring data accesses protected by associated locks, or fancy effect type systems), but likely to be inflexible.

What about these fancy racy algorithms?
Option 4

Don't.

Leave it (sort of) up to the hardware

Example: MLton (a high performance ML-to-x86 compiler, with concurrency extensions).

Accesses to ML refs will exhibit the underlying x86-tso behaviour (at least they are atomic).
Option 5

Do.

Use data race freedom as a definition

1. Programs that race-free have only sequentially consistent behaviours
2. Programs that have a race in some execution can behave in any way

Sarita Adve & Mark Hill, 1990

Thursday, December 20, 12
Option 5

Do.

Use data race freedom as a definition

*Pro:*
- simple
- strong guarantees for most code
- allows lots of freedom for compiler and hardware optimisations

*Cons:*
- undecidable premise
- can't write racy programs (escape mechanisms?)
Data race freedom as a definition

- Posix is sort-of DRF

Applications shall ensure that access to any memory location by more than one thread of control (threads or processes) is restricted such that no thread of control can read or modify a memory location while another thread of control may be modifying it. Such access is restricted using functions that synchronize thread execution and also synchronize memory with respect to other threads.

Single Unix SPEC V3 & others
Data race freedom as a definition

• Core of the C11/C++11 standard.
  

• Part of the JSR-133 standard.

Isn't this all obvious?
Isn't this all obvious?

Perhaps it should have been.
Isn't this all obvious?

Perhaps it should have been.

But a few things went wrong in the past...
1. Uncertainty about details

Initially \( x = y = 0 \)

\[ \begin{align*}
  r1 & := [x]; & r2 & := [y]; \\
  \text{if} \ (r1=1) & \ || \ & \text{if} \ (r2=1) \\
  [y] & := 1 & [x] & := 1
\end{align*} \]

Is the outcome \( r1=r2=1 \) allowed?
1. Uncertainty about details

Initially \( x = y = 0 \)

\[
\begin{align*}
  r_1 & := [x]; & \text{if} (r_1=1) & &[y] := 1 \\
  r_2 & := [y]; & \text{if} (r_2=1) & &[x] := 1
\end{align*}
\]

Is the outcome \( r_1=r_2=1 \) allowed?

- If the threads *speculate* that the values of \( x \) and \( y \) are 1, then each thread writes 1, validating the other thread speculation;

- such execution has a data race on \( x \) and \( y \);

- however programmers would not envisage such execution when they check if their program is data-race free…
2. Compiler transformations introduce data races

```c
struct s
    { char a; char b; } x;

Thread 1: x.a = 1; x.b = 1;
Thread 2: x.b = 1;
```

Thread 1 is not equivalent to:
```c
struct s tmp = x;
tmp.a = 1;
x = tmp;
```

- Many compilers perform transformations similar to the one above when `a` is declared as a bit field;
- May be visible to client code since the update to `x.b` by T2 may be overwritten by the store to the complete structure `x`.

And many more interesting examples...
2b. Compiler transformations introduce data races

```c
for (i = 1; i < N; ++i)
    if (a[i] != 1) a[i] = 2;
```

FORBIDDEN

```c
for (i = 1; i < N; ++i)
    a[i] = ((a[i] != 1)? 2 : a[i]);
```

- The vectorisation above might introduce races, but
- most compilers do things along these lines (introduce speculative stores).
3. "escape" mechanisms

Some frequently used idioms (atomic counters, flags, ...) do not require sequentially consistency.

Programmers wants optimal implementations of these idioms.

*Speed, much more than safety, makes programmers happier.*
Data race freedom as a definition

• Core of the C11/C++11 standard.


  with some escape mechanism called "low level atomics".

  Mark Batty & al., POPL 2011.

• Part of the JSR-133 standard.


DRF gives no guarantees for untrusted code: a disaster for Java, which relies on unforgeable pointers for its security guarantees.

JSR-133 is DRF + some out-of-thin-air guarantees for all code.
A word on JSR-133

Goal 1: data-race free programs are sequentially consistent;

Goal 2: all programs satisfy some memory safety requirements;

Goal 3: common compiler optimisations are sound.
Out-of-thin-air

Goal 2: all programs satisfy some memory safety requirements.

Programs should never read values that cannot be written by the program:

<table>
<thead>
<tr>
<th>initially $x = y = 0$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$r_1 := x$</td>
</tr>
<tr>
<td>$y := r_1$</td>
</tr>
<tr>
<td>print $r_1$</td>
</tr>
</tbody>
</table>

the only possible result should be printing two zeros because no other value appears in or can be created by the program.
Goal 2: all programs satisfy some memory safety requirements.

Programs should never read values that cannot be written by the program:

\[
\begin{array}{|c|c|}
\hline
\text{initially} & x = y = 0 \\
\hline
r1 := x & r2 := y \\
y := r1 & x := r2 \\
\text{print r1} & \text{print r2} \\
\hline
\end{array}
\]

the only possible result should be printing two zeros because no other value appears in or can be created by the program.
Out-of-thin-air

Under DRF, it is correct to speculate on values of writes:

```
y := 42
r1 := x
if (r1 != 42) y := r1;
print r1
```

The transformed program can now print 42. This will be theoretically possible in C++11, but not in Java.

The program above looks benign, why does Java care so much about out-of-thin-air?
Out-of-thin-air

Out-of-thin-air is not so benign for references. Compare:

Initially \( x = y = 0 \)

| \( r1 := x \) | \( r2 := y \) |
| \( y := r1 \) | \( x := r2 \) |
| print \( r1 \) | print \( r2 \) |

and

Initially \( x = y = \text{null} \)

| \( r1 := x \) | \( r2 := y \) |
| \( y := r1 \) | \( x := r2 \) |
| \( r2\.run() \) |

What should \( r2\.run() \) call?

If we allow out-of-thin-air, then it could do anything!
A word on JSR-133

**Goal 1**: data-race free programs are sequentially consistent;

**Goal 2**: all programs satisfy some memory safety requirements;

**Goal 3**: common compiler optimisations are sound.

The model is intricate, and fails to meet goal 3.

An example: should the source program print 1? Can the optimised program print 1?

![Code examples](image)

Jaroslav Ševčík, David Aspinall, ECOOP 2008
A word on C11/C++11 low-level atomics

std::atomic<int> flag0(0), flag1(0), turn(0);

void lock(unsigned index) {
    if (0 == index) {
        flag0.store(1, std::memory_order_relaxed);
        turn.exchange(1, std::memory_order_acq_rel);
        while (flag1.load(std::memory_order_acquire) && 1 == turn.load(std::memory_order_relaxed))
            std::this_thread::yield();
    } else {
        flag1.store(1, std::memory_order_relaxed);
        turn.exchange(0, std::memory_order_acq_rel);
        while (flag0.load(std::memory_order_acquire) && 0 == turn.load(std::memory_order_relaxed))
            std::this_thread::yield();
    }
}

void unlock(unsigned index) {
    if (0 == index) {
        flag0.store(0, std::memory_order_release);
    } else {
        flag1.store(0, std::memory_order_release);
    }
}

Atomic variable declaration
New syntax for memory accesses
Qualifier
Low-level atomics

MO_SEQ_CST

MO_RELEASE / MO_ACQUIRE

MO_RELEASE / MO_CONSUME

MO_RELAXED

LESS RELAXED

MORE RELAXED
MO_SEQ_CST

The compiler must ensure that MO_SEQ_CST accesses have sequentially consistent semantics.

<table>
<thead>
<tr>
<th>Thread 0</th>
<th>Thread 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>\texttt{x.store(1,MO_SEQ_CST)}</td>
<td>\texttt{y.store(1,MO_SEQ_CST)}</td>
</tr>
<tr>
<td>\texttt{r1 = y.load(MO_SEQ_CST)}</td>
<td>\texttt{r2 = x.load(MO_SEQ_CST)}</td>
</tr>
</tbody>
</table>

The program above cannot end with \( r_1 = r_2 = 0 \).

\textit{Sample compilation on x86:}

store: \texttt{MOV; MFENCE}
load: \texttt{MOV}

\textit{Sample compilation on Power:}

store: \texttt{HWSYNC; ST}
load: \texttt{HWSYNC; LD; CMP; BC; ISYNC}
Supports a fast implementation of the message passing idiom:

<table>
<thead>
<tr>
<th>Thread 0</th>
<th>Thread 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>x.store(1,MO_RELAXED)</td>
<td>r1 = y.load(MO_ACQUIRE)</td>
</tr>
<tr>
<td>y.store(1,MO_RELEASE)</td>
<td>r2 = x.load(MO_RELAXED)</td>
</tr>
</tbody>
</table>

The program above cannot end with \( r_1 = 1 \) and \( r_2 = 0 \).

Accesses to the data structure can be reordered/optimised (MO_RELAXED).

**Sample compilation on x86:**
store: **MOV**  
load: **MOV**

**Sample compilation on Power:**
store: **LWSYNC; ST**  
load: **LD; CMP; BC; ISYNC**
Supports a fast implementation of the message passing idiom on Power:

<table>
<thead>
<tr>
<th>Thread 0</th>
<th>Thread 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>\texttt{x.store(1,MO_RELAXED)}</td>
<td>\texttt{r1 = y.load(x,MO_CONSUME)}</td>
</tr>
<tr>
<td>\texttt{y.store(&amp;x,MO_RELEASE)}</td>
<td>\texttt{r2 = (*r1).load(MO_RELAXED)}</td>
</tr>
</tbody>
</table>

The program above cannot end with \texttt{r1 = 1} and \texttt{r2 = 0}.

The two loads have an address dependency, Power won't reorder them.

\textit{Sample compilation on x86:}  \textit{Sample compilation on Power:}

\texttt{store: MOV}  \texttt{store: LWSYNC; ST}
\texttt{load: MOV}   \texttt{load: LD}
The end?

C11/C++11 is not yet implemented by mainstream compilers, and low-level atomics are hard to use (just google for low-level atomics).

How are interesting concurrent algorithms currently implemented? *Usually C plus asm!*

**Example**: `lockfree-lib`, by Keir Fraser, starts with some macro definitions...

```c
/*
 * I. Compare-and-swap.
 */

/*
 * This is a strong barrier! Reads cannot be delayed beyond a later store.
 * Reads cannot be hoisted beyond a LOCK prefix. Stores always in-order.
 */
#define CAS(_a, _o, _n)  
({  
    __typeof__(_o) _o = _o;  
    __asm__ __volatile__(  
        "lock cmpxchg %3,%1"
        : "=a" (_o), "=m" (*volatile unsigned int *)(_a)  
        : "0" (_o), "r" (_n) ;  
    } _o;  
})
```
Resources

http://www.cl.cam.ac.uk/~pes20/weakmemory/index.html

Starting point:

J. Sevcik

Safe Optimisations for Shared Memory Concurrent Programs

PLDI 2011

H. Bohem

Threads Cannot Be Implemented as a Library

PLDI 2005