

Semantics, languages and algorithms for multicore programming


Albert Cohen



Luc Maranget



Francesco Zappa Nardelli




Vote: topics for my this lecture



1. Operational and axiomatic formalisation of x86-TSO (3)
2. The lwarx and stwcx Power instructions (2)
3. Fence optimisations for x86-TSO (6)
4. The Java memory model (3)
5. The C++11 memory model (10)
6. Static and dynamic techniques for data-race detection (5)
7. The Linux memory model (?!) (13)
8. Compiler correctness statements (compile non-determinism?) (5)

1. The Linux memory model (ahem, kinda)

The Linux memory model




Facts:

- abstraction layer over hardware and compilers
- relied upon by kernel developers to write "portable kernel code"
- documented by a text file:

<http://www.kernel.org/doc/Documentation/memory-barriers.txt>

The Linux memory model



Facts:

- abstraction layer over hardware and compilers
- relied upon by kernel developers to write "portable kernel code"
- documented by a text file:

<http://www.kernel.org/doc/Documentation/memory-barriers.txt>



More facts:

I attempted to understand the doc, and exchanged a few email with Paul Mc Kenney. However I don't understand much...

In the next hour, let's go over the documentation together and see if we can make sense of it...

The Linux memory model

Expected to account for all supported combinations of compiler and hardware memory model...



alpha: Weak ordering. No dependency ordering. "Time does not go backwards" gives guarantees similar to Power/ARM A-cumulativity. Possibly B-cumulativity as well. I am not aware of formalization of this architecture's memory ordering other than Gharachorloo's PhD.

arm: You know at least as much as I do about this one.

avr32: Uniprocessor-only, kernel build failure for SMP.

blackfin: Uniprocessor-only to the best of my knowledge. There are rumored to be some experimental SMP systems that lack cache coherence, and are thus outside of the Linux kernel's remit. See for example: <https://docs.blackfin.uclinux.org/doku.php?id=linux-kernel:smp-like> The system.h file flushes cache when a memory barrier is encountered, which is consistent with an attempt to run the Linux kernel on a non-cache-coherent system...

cris: Uniprocessor-only to the best of my knowledge. Though there appears to be recent addition of some SMP support. Its system.h file is consistent with full sequential consistency. Or extreme optimism on the part of the cris developers.

frv: Uniprocessor-only to the best of my knowledge.

h8300: Uniprocessor-only to the best of my knowledge. There is code in system.h that appears to be intended for SMP, but it looks to me like a (harmless) copy-paste error. Either that or SMP h8300 systems are sequentially consistent.

ia64: Total order of all release operations, which include the "mf" (memory fence) instruction. Memory fences cannot restore sequential consistency.

m32r: Uniprocessor-only to the best of my knowledge. However, there does appear to be some recent multiprocessor support. This is quite strange -- atomic instructions flush cache, but memory barriers are no-ops. Looks quite experimental.

m68k: Uniprocessor-only to the best of my knowledge.

microblaze: Uniprocessor-only to the best of my knowledge. At least one SMP attempt: <http://microblazesmp.blogspot.com/> Its system.h file looks uniprocessor-only.

mips: Multiprocessor. Old SGI MIPS systems were sequentially consistent. Newer systems used for network infrastructure are rumored to have weak memory models similar to Power and ARM. And its system.h file is consistent with a weak memory model.

mn10300: Recent SMP support which I know little about. The system.h file looks uniprocessor only, and contains comments on Intel, so copy-pasted from x86.

parisc: TSO, similar to x86.

powerpc: You know at least as much about this as I do.

s390: TSO, but with self-snooping of store buffer prohibited.

score: Uniprocessor-only to the best of my knowledge.

sh: Recent SMP support which I know little about. Its system.h file is consistent with weak memory ordering.

sparc: TSO, similar to x86. There is documentation about weaker memory models (PSO and RMO), but in practice the hardware is TSO.

tile: Recent SMP CPU which I know little about. Seems to be weakly ordered based on its system.h file.

um: Looks like an x86 knockoff judging by the system.h file.


unicore32: Uniprocessor-only to the best of my knowledge.

x86: You know this one at least as well as do I.

xtensa: Uniprocessor-only -- kernel build failure otherwise.




The Linux memory model



My intuition:

Annoying facts:

The Linux memory model



My intuition:


kinda of lowest common denominator between all hardware memory models of architectures Linux can be compiled to, taking into account also some common gcc optimisations, with some weirdnesses.

Annoying facts:

*semantics of "read barriers" really weak, unclear how to formalise it
compilation of barriers on Itanium looks broken -- hardware might exhibit behaviours prohibited by the MM.*

...let's read the doc...

The Linux memory model: macros



on x86:

```
#define mb()    asm volatile("mfence" ::: "memory")
#define rmb()   asm volatile("lfence" ::: "memory")
#define wmb()   asm volatile("sfence" ::: "memory")
```

as far as we know, lfence and sfence are noop in x86TSO


on Power:

```
#define mb()    __asm__ __volatile__ ("sync" : : : "memory")
#define rmb()   __asm__ __volatile__ ("sync" : : : "memory")
#define wmb()   __asm__ __volatile__ ("sync" : : : "memory")
#define read_barrier_depends() do { } while(0)
```

Internship proposal on the fly...

Sort out what the REAL Linux memory model is

Yes. Of course, if people come up with lots of situations where the more-complex programming model would help significantly, then it might be worth revisiting this.



Pros:

Challenging!

Can have a huge impact!

Collaboration with Paul Mc Kenney possible!



2. The C++11 memory model

a good example of an axiomatic memory model



The C++11 memory model

1300 page prose specification defined by the ISO.

The design is a detailed compromise:

hardware/compiler implementability

useful abstractions

broad spectrum of programmers

Welcome to the official home of



JTC1/SC22/WG21 - The C++ Standards Committee

2011-09-15: [standards](#) | [projects](#) | [papers](#) | [mailings](#) | [internals](#) | [meetings](#) | [contacts](#)

News 2011-09-11: The new C++ standard - C++11 - is published!

The syntactic divide

```
// for regular programmers:
```

```
atomic_int x = 0;
```

```
x.store(1);
```

```
y = x.load();
```

```
// for experts:
```

```
x.store(2, memory_order);
```

```
y = x.load(memory_order);
```

```
atomic_thread_fence(memory_order);
```

where *memory_order* is one of the following:

```
mo_seq_cst    mo_release    mo_acquire
```

```
mo_acq_rel    mo_consume    mo_relaxed
```

How may a program execute?

Two layer semantics:

1) an operational semantics processes programs, identifying memory actions, and constructs candidate executions (E_{opsem});

$$P \longrightarrow E_1, \dots, E_n$$

2) an axiomatic memory model judges E_{opsem} paired with a memory ordering $X_{witness}$

$$E_i \longrightarrow X_{i1}, \dots, X_{im}$$

3) searches the consistent executions for races and unconstrained reads

is there an X_{ij} with a race?

Relations

An E_{opsem} part containing:

sb sequenced before, program order

asw additional synchronizes with, inter-thread ordering

An X_{witness} part containing:

rf relates a write to any reads that take its value

sc a total order over mo_seq_cst and mutex actions

mo modification order, per location total order of writes

From these, compute synchronise-with (sw) and happens-before (hb).

We ignore *consume* atomics, which enables us to live in a simplified model.

Full details in Batty et al., POPL 11.


Formally

```
cpp_memory_model_opsem (p : program) =  
  let pre_executions =  
    { (Eopsem, Xwitness) . opsem p Eopsem ∧  
      consistent execution (Eopsem, Xwitness) }  
  in  
  if ∃X ∈ pre_executions.  
    (indeterminate reads X = {}) ∨  
    (unsequenced races X = {}) ∨  
    (data races X = {})  
  then NONE  
  else SOME pre_executions
```

A single-threaded example

1. sequenced before (sb) - given by opsem


```
int main() {  
    int x = 2;  
    int y = 0;  
    y = (x==x);  
    return 0;  
}
```



A single-threaded example

1. sequenced before (sb) - given by opsem
2. read-from (rf) - part of the witness


```
int main() {  
    int x = 2;  
    int y = 0;  
    y = (x==x);  
    return 0;  
}
```



A single-threaded ex. with undefined behaviour


An unsequenced race.

```
int main() {  
    int x = 2;  
    int y = 0;  
    y = (x==(x=3));  
    return 0;  
}
```



A simple concurrent program

```
int y, x = 2;  
x = 3;           | y = (x==3);
```



We will omit **asw** arrows whenever we are not interested in the initialisation.

Locks and unlocks

```
int x, r;
mutex m;

m.lock();      | m.lock();
x = ...        | r = x;
m.unlock();
```

1. the operational semantics defines the sb arrows

c:L mutex
sb ↓
d:W_{na} x=1
sb ↓
f:U mutex


h:L mutex
sb ↓
i:R_{na} x=1

Locks and unlocks

```
int x, r;
mutex m;

m.lock();      | m.lock();
x = ...        | r = x;
m.unlock();
```

1. the operational semantics defines the sb arrows
2. guess an sc order on Unlock/Lock actions (part of the witness)




Locks and unlocks

```
int x, r;
mutex m;

m.lock();      | m.lock();
x = ...       | r = x;
m.unlock();
```

1. the operational semantics defines the sb arrows
2. guess an sc order on Unlock/Lock actions (part of the witness)
3. the sc order is included in the synchronised-with relation



Locks and unlocks

$$\xrightarrow{\text{simple-happens-before}} = \left(\xrightarrow{\text{sequenced-before}} \cup \xrightarrow{\text{synchronizes-with}} \right)^+$$

```
int x, r;
```

```
mutex m;
```

```
m.lock();
```


```
x = ...
```

```
m.unlock();
```

```
m.lock();
```

```
r = x;
```

1. the operational semantics defines the sb arrows
2. guess an sc order on Unlock/Lock actions (part of the witness)
3. the sc order is included in the synchronised-with relation
4. which in turn defines the happens-before relation...




Happens before

The *happens before* relation is key to the model:


1. non-atomic loads read the most recent write in happens before.
(This is unique in DRF programs)
2. the story is more complex for atomics, as we shall see.
3. data races are defined as an absence of happens before between conflicting actions.

$$\frac{\textit{simple-happens-before}}{\longrightarrow} = \left(\frac{\textit{sequenced-before}}{\longrightarrow} \cup \frac{\textit{synchronizes-with}}{\longrightarrow} \right)^+$$




A data race

```
int y, x = 2;  
x = 3;           | y = (x==3);
```



A data race

```
int y, x = 2;  
x = 3;           | y = (x==3);
```



Here we have two conflicting accesses not related by happens-before.

Data race definition


let *data_races actions hb* =
 { (*a*, *b*) | $\forall a \in \text{actions } b \in \text{actions}$ |
 $\neg (a = b) \wedge$
 same_location a b \wedge
 (*is_write a* \vee *is_write b*) \wedge
 $\neg (\text{same_thread } a \ b) \wedge$
 $\neg (\text{is_atomic_action } a \ \wedge \ \text{is_atomic_action } b) \wedge$
 $\neg ((a, b) \in hb \ \vee \ (b, a) \in hb)$ }

Programs with a data race have undefined behaviour (DRF model).

Simple concurrency: Dekker's example and SC

```
atomic_int x = 0;
atomic_int y = 0;

x.store(1, seq_cst); | y.store(1, seq_cst);
y.load(seq_cst);     | x.load(seq_cst);
```




Why is this behaviour forbidden?

Simple concurrency, Dekker's example and SC

```
atomic_int x = 0;
atomic_int y = 0;

x.store(1, seq_cst); | y.store(1, seq_cst);
y.load(seq_cst);     | x.load(seq_cst);
```



The **sc** relation must define a total order over unlocks/locks and **seq_cst** accesses... **sc** is included in **hb**, an **rf** must respect **hb**.

Expert concurrency: the release-acquire idiom


```
// sender
```

```
x = ...  
y.store(1, release);
```

```
// receiver
```

```
while (0 == y.load(acquire));  
r = x;
```

Here we have an **rf** arrow between a pair of release/acquire accesses.



Expert concurrency: the release-acquire idiom

```
// sender
```

```
x = ...
```

```
y.store(1, release);
```


```
// receiver
```

```
while (0 == y.load(acquire));
```

```
r = x;
```

Here we have an **rf** arrow between a pair of release/acquire accesses.

The **rf** arrow between release/acquire accesses induces an **sw** arrow between those accesses.



Expert concurrency: the release-acquire idiom

```
// sender
```


```
x = ...  
y.store(1, release);
```

```
// receiver
```

```
while (0 == y.load(acquire));  
r = x;
```

Here we have an **rf** arrow between a pair of release/acquire accesses.

The **rf** arrow between release/acquire accesses induces an **sw** arrow between those accesses.




And in turn defines an **hb** constraint.

$$\xrightarrow{\text{simple-happens-before}} = \left(\xrightarrow{\text{sequenced-before}} \cup \xrightarrow{\text{synchronizes-with}} \right)^+$$

Relaxed writes


```
x.load(relaxed);      | y.load(relaxed);  
y.store(1, relaxed); | x.store(1, relaxed);
```



No data-races, no synchronisation cost, but weakly ordered.

Relaxed writes, ctd.

```
atomic_int x = 0;
atomic_int y = 0;
x.store(1, relaxed); | y.store(2, relaxed); | x.load(relaxed); | y.load(relaxed);
                    | y.load(relaxed); | x.load(relaxed);
```



Again, no data-races, no synchronisation cost, but weakly ordered (IRIW).

Expert concurrency: fences avoid excess sync.

```
// sender  
x = ...  
y.store(1, release);
```

```
// receiver  
while (0 == y.load(acquire));  
r = x;
```

```
// sender  
x = ...  
y.store(1, release);
```


```
// receiver  
while (0 == y.load(relaxed));  
fence(acquire);  
r = x;
```

Expert concurrency: fences avoid excess sync.

```
// sender  
x = ...  
y.store(1, release);
```

```
// receiver  
while (0 == y.load(relaxed));  
fence(acquire);  
r = x;
```

Here we have an `rf` arrow between a release write and a relaxed write.




Expert concurrency: fences avoid excess sync.

```
// sender  
x = ...  
y.store(1, release);
```

```
// receiver  
while (0 == y.load(relaxed));  
fence(acquire);  
r = x;
```

Here we have an **rf** arrow between a release write and a relaxed write.



The acquire fence follows the **sb/rf** relations looking for the corresponding release write, adding a **sw** arrow.


Expert concurrency: fences avoid excess sync.

```
// sender  
x = ...  
y.store(1, release);
```

```
// receiver  
while (0 == y.load(relaxed));  
fence(acquire);  
r = x;
```

Here we have an **rf** arrow between a release write and a relaxed write.

The acquire fence follows the **sb/rf** relations looking for the corresponding release write, adding a **sw** arrow.




Happens-before follows as usual...

Modification order

```
atomic_int x = 0;  
x.store(1, relaxed);  
x.store(2, relaxed);
```

 ||





```
x.load(relaxed);  
x.load(relaxed);
```



Modification order is a total order over atomic writes of any memory order.

Coherence and atomic reads

All forbidden:



Idea: atomics cannot read from later writes in happens-before.

Coherence and atomic reads

All forb

a:)

b:)

A pair $E_{\text{opsem}}, X_{\text{witness}}$ (a pre-execution) defines a *consistent execution* when it satisfies the constraints we have sketched on **hb/rf/mo** and is race-free.

b:W x=2

CoWW

d:W x=2

CoRW

Idea: atomics cannot read from later writes in happens-before.

Is C++11 hopelessly complicated?

Programmers cannot be given this model.

However, with a formal definition, we can do proofs!

- Can we compile to x86?

Operation	x86 Implementation
load(non-seq_cst)	mov
load(seq_cst)	lock xadd(0)
store(non-seq_cst)	mov
store(seq_cst)	lock xchg
fence(non-seq_cst)	no-op

- Can we compile to Power?

C++0x Operation	POWER Implementation
Non-atomic Load	ld
Load Relaxed	ld
Load Consume	ld (and preserve dependency)
Load Acquire	ld; cmp; bc; isync
Load Seq Cst	sync; ld; cmp; bc; isync
Non-atomic Store	st
Store Relaxed	st
Store Release	lwsync; st
Store Seq Cst	sync; st

Is C++11 hopelessly complicated?

Simplifications:


Full model: *visible sequences of side effects* are unneeded (HOL4)

Derivative models:

- without consume, happens-before is transitive
- DRF programs using only `seq_cst` atomics are SC (false)

```
atomic_int x = 0;
atomic_int y = 0;
if (1 == x.load(seq_cst)) | if (1 == y.load(seq_cst))
    atomic_init(&y, 1);      |    atomic_init(&x, 1);
```

`atomic_init` is a non-atomic write, and in C++11 they race.



The current state of the standard


Fixed:

- in some cases, happens-before was cyclic
- coherence
- `seq_cst` atomics were more broken

Not fixed:

- self satisfying conditional

```
r1 = x.load(mo_relaxed);   |   r2 = y.load(mo_relaxed);  
if (r1 == 42)              |   if (r2 == 42)  
    y.store(r1, mo_relaxed); |       x.store(42, mo_relaxed);
```



- `seq_cst` atomics are still not SC

3. Sketch of an operational formalisation of x86-TSO


...starting with a formalisation of SC

Separate language and memory semantics

```
1  class ArrayWrapper
2  {
3      public:
4          ArrayWrapper (int n)
5              : _p_vals( new int[ n ] )
6              , _size( n )
7          {}
8          // copy constructor
9          ArrayWrapper (const ArrayWrapper& other)
10             : _p_vals( new int[ other._size ] )
11             , _size( other._size )
12         {
13             for ( int i = 0; i < _size; ++i )
14             {
15                 _p_vals[ i ] = other._p_vals[ i ];
16             }
17         }
18         ~ArrayWrapper ()
19         {
20             delete [] _p_vals;
21         }
22     private:
23         int *_p_vals;
24         int _size;
25 };
```

program

semantics defined via an LTS



memory

semantics defined via an LTS

Labels for interaction:

$W_t[a]v$: a write of value v to address a by thread t

$R_t[a]v$: a read of v from a by t by thread t

+ other events for barriers and locked instructions

Separate language and memory semantics

Separate language and state semantics
proved to be a very good choice
in many (unrelated) projects I worked on!

```
1  class Arr  
2  {  
3      public  
4      A  
5  
6  
7      {  
8      /  
9      A  
10  
11  
12      {  
13  
14  
15  
16  
17      }  
18      ~  
19      {  
20  
21      }  
22      priva  
23      int *  
24      int  
25  };
```

semantics defined via an LTS

semantics defined via an LTS

Labels for interaction: $W_t[a]v$: a write of value v to address a by thread t
 $R_t[a]v$: a read of v from a by t by thread t
+ other events for barriers and locked instructions

A tiny language

location, x, m address (or pointer value)

integer, n integer

thread_id, t thread id

k, i, j

<i>expression, e</i>	::=	expression
	<i>n</i>	integer literal
	<i>*x</i>	read from pointer
	<i>*x = e</i>	write to pointer
	<i>e; e'</i>	sequential composition
	<i>e + e'</i>	plus

<i>process, p</i>	::=	process
	<i>t:e</i>	thread
	<i>p p'</i>	parallel composition

What can a thread do in isolation?

$e \xrightarrow{l} e'$ e does l to become e'

$$\frac{}{*x \xrightarrow{R\ x=n} n} \quad \text{READ}$$

$$\frac{}{*x = n \xrightarrow{W\ x=n} n} \quad \text{WRITE}$$

$$\frac{e \xrightarrow{l} e'}{*x = e \xrightarrow{l} *x = e'} \quad \text{WRITE_CONTEXT}$$

$$\frac{}{n; e \xrightarrow{\tau} e} \quad \text{SEQ}$$

$$\frac{e_1 \xrightarrow{l} e'_1}{e_1; e_2 \xrightarrow{l} e'_1; e_2} \quad \text{SEQ_CONTEXT}$$

$$\frac{e_1 \xrightarrow{l} e'_1}{e_1 + e_2 \xrightarrow{l} e'_1 + e_2} \quad \text{PLUS_CONTEXT_1}$$

$$\frac{e_2 \xrightarrow{l} e'_2}{n_1 + e_2 \xrightarrow{l} n_1 + e'_2} \quad \text{PLUS_CONTEXT_2}$$

$$\frac{n = n_1 + n_2}{n_1 + n_2 \xrightarrow{\tau} n} \quad \text{PLUS}$$

Observe that we can read an arbitrary value from the memory.

Lifting to processes

$p \xrightarrow{l_t} p'$ p does l_t to become p'

$$\frac{e \xrightarrow{l} e'}{t:e \xrightarrow{l_t} t:e'} \quad \text{THREAD}$$
$$\frac{p_1 \xrightarrow{l_t} p'_1}{p_1|p_2 \xrightarrow{l_t} p'_1|p_2} \quad \text{PAR_CONTEXT_LEFT}$$
$$\frac{p_2 \xrightarrow{l_t} p'_2}{p_1|p_2 \xrightarrow{l_t} p_1|p'_2} \quad \text{PAR_CONTEXT_RIGHT}$$

Actions are labelled by the thread that performed the action.

Free interleaving.

A sequentially consistent memory

Take M to be a function from addresses to integers.

$M \xrightarrow{l} M'$ M does l to become M'

$$\frac{M(x) = n}{M \xrightarrow{R x=n} M} \quad \text{MREAD}$$

$$\frac{}{M \xrightarrow{W x=n} M \oplus (x \mapsto n)} \quad \text{MWRITE}$$

SC semantics: whole system transitions

$s \xrightarrow{l_t} s'$ s does l_t to become s'

$$\frac{\begin{array}{l} p \xrightarrow{R_t x=n} p' \\ M \xrightarrow{R x=n} M' \end{array}}{\langle p, M \rangle \xrightarrow{R_t x=n} \langle p', M' \rangle} \quad \text{SREAD}$$


Synchronising between the processes and the memory.

$$\frac{\begin{array}{l} p \xrightarrow{W_t x=n} p' \\ M \xrightarrow{W x=n} M' \end{array}}{\langle p, M \rangle \xrightarrow{W_t x=n} \langle p', M' \rangle} \quad \text{SWRITE}$$

$$\frac{p \xrightarrow{\tau_t} p'}{\langle p, M \rangle \xrightarrow{\tau_t} \langle p', M \rangle} \quad \text{STAU}$$

SC semantics, example


All threads read and write the shared memory. Threads execute asynchronously, the semantics allows any interleaving of the thread transitions.



Each interleaving has a linear order of reads and writes to memory.

...now we just have to define a TSO memory...

x86-TSO abstract machine



x86-tso: a formalisation using an LTS

The machine state s can be represented by a tuple (M, B, L) :

M : address \rightarrow value option

B : tid \rightarrow (address * value) list

L : tid option

where:

M is the shared memory, mapping addresses to values

B gives the store buffer for each thread

L is the global machine lock indicating when a thread has exclusive access to memory (omitted in these slides)

x86-tso abstract machine: selected transition rules

t is *not blocked* in machine state $s = (M, B, L)$ if [...] or] the lock is not held.

In buffer $B(t)$ there are *no pending writes* for address x if there are no (x, v) elements in $B(t)$.

RM: Read from memory

$\text{not_blocked}(s, t)$

$s.M(x) = v$

$\text{no_pending}(s.B(t), x)$

$$s \xrightarrow{R_t x=v} s$$

Thread t can read v from memory at address x if t is not blocked, the memory does contain v at x , and there are no writes to x in t 's store buffer.

x86-tso abstract machine: selected transition rules

RB: Read from write buffer

$\text{not_blocked}(s, t)$

$\exists b_1 b_2. s.B(t) = b_1 ++ [(x, v)] ++ b_2$

$\text{no_pending}(b_1, x)$

$$s \xrightarrow{R_t x=v} s$$

Thread t can read v from its store buffer for address x if t is not blocked and has v as the newest write to x in its buffer;

x86-tso abstract machine: selected transition rules

WB: Write to write buffer

$$s \xrightarrow{W_t x=v} s \oplus \langle B := s.B \oplus (t \mapsto ([x, v] ++ s.B(t))) \rangle$$

Thread t can write v to its store buffer for address x at any time;

WM: Write from write buffer to memory

not_blocked(s, t)

$s.B(t) = b ++ [x, v]$

$$s \xrightarrow{\tau_t x=v}$$


$$s \oplus \langle M := s.M \oplus (x \mapsto v) \rangle \oplus \langle B := s.B \oplus (t \mapsto b) \rangle$$

If t is not blocked, it can silently dequeue the oldest write from its store buffer and place the value in memory at the given address, without coordinating with any hardware thread

4. Verifying fence elimination optimisations


aka reasoning on the x86TSO operational memory model
and compiler correctness

CompCertTSO



[POPL 2011]

CompCertTSO + fence optimisations



Compilers are *ideal* for verification



Compilers are:

- Basic computing infrastructure
- Generally reliable, but nevertheless contain many bugs
e.g., Yang et al. [PLDI 2011] found 79 `gcc` & 202 `llvm` bugs
- “Specifiable”: compiler correctness = preservation of behaviours
- Interesting: naturally higher-order, involve clever algorithms
- Big, but modular

Language semantics

The semantics of all the CompCertTSO languages is defined by:

- a type of programs, *prg*
- a type of states, *states*
- a set of initial states for each program, $\text{init} \in \text{prg} \rightarrow \mathbb{P}(\text{states})$
- a transition relation, $\rightarrow \in \mathbb{P}(\text{states} \times \text{event} \times \text{states})$

call, return, fail, oom, τ

The visible behaviour of a program is defined by the external function calls (*call*) and returns (*return*), errors (*fail*), and running out of memory (*oom*).

Traces

- *Finite sequences* of call & return events ending with:
 - end**: successful termination,
 - inftau**: infinite execution that stops performing visible events
 - oom**: execution runs out of memory
- *Infinite sequences* of call & return events;

$$\begin{aligned} \text{traces}(p) \stackrel{\text{def}}{=} & \{ \ell \cdot \text{end} \mid \exists s \in \text{init}(p). \exists s'. s \xRightarrow{\ell} s' \wedge s' \not\rightarrow \} \\ & \cup \{ \ell \cdot tr \mid \exists s \in \text{init}(p). \exists s'. s \xrightarrow{\ell \cdot \text{fail}} s' \} \\ & \cup \{ \ell \cdot \text{inftau} \mid \exists s \in \text{init}(p). \exists s'. s \xRightarrow{\ell} s' \wedge \text{inftau}(s') \} \\ & \cup \{ \ell \cdot \text{oom} \mid \exists s \in \text{init}(p). \exists s'. s \xRightarrow{\ell} s' \} \\ & \cup \{ tr \mid \exists s \in \text{init}(p). s \text{ can do the infinite trace } tr \} \end{aligned}$$

NB: Erroneous computations become undefined after the first error.

Compiler correctness



$$\text{traces}(\text{source_program}) \supseteq \text{traces}(\text{target_program})$$


print "a" || print "b"  print "ab"

print "ab"  print "a" || print "b"


fail  print "ab"

print "ab"  fail


Store buffering




Store buffering




Store buffering




Store buffering




Store buffering




Store buffering




Store buffering




Store buffering + fences



Store buffering + fences




Store buffering + fences



Store buffering + fences

MFENCE blocks until the thread buffer is empty



Who inserts fences?

1. The *programmer*, explicitly. Example: Fraser's lockfree-lib:

```
/*
 * II. Memory barriers.
 * MB(): All preceding memory accesses must commit before any later accesses.
 *
 * If the compiler does not observe these barriers (but any sane compiler
 * will!), then VOLATILE should be defined as 'volatile'.
 */
#define MB() __asm__ __volatile__ ("lock; addl $0,0(%%esp)" : : : "memory")
```

2. The *compiler*, to implement a high-level memory model,
e.g. `SEQ_CST` C++0x low-level atomics on x86:

Load `SEQ_CST`: `MFENCE; MOV`

Store `SEQ_CST`: `MOV; MFENCE`

Fence instructions

1. *Fences are necessary*

to implement locks & not fully-commutative linearizable objects
(e.g., stacks, queues, sets, maps).

[Attiya et al., POPL 2011]

2. *Fences can be expensive*

Redundant fences (1)

If we have two consecutive fence instructions, we can remove the *latter*:

MFENCE		MFENCE
MFENCE		NOP

The *buffer is already empty* when the second fence is executed.

Generalisation:

MFENCE		MFENCE
NON-WRITE INSTR		NON-WRITE INSTR
...		...
NON-WRITE INSTR		NON-WRITE INSTR
MFENCE		NOP

FE1

A fence is redundant if it always follows a previous fence or locked instruction in program order, and no memory store instructions are in between.

A *forward* data-flow problem over the boolean domain $\{\perp, \top\}$

Associate to each program point:

\perp : along all execution paths there is an atomic instruction *before* the current program point, with no intervening writes;

\top : otherwise.

$T_1(\text{nop}, \mathcal{E})$	$= \mathcal{E}$
$T_1(\text{op}(op, \vec{r}, r), \mathcal{E})$	$= \mathcal{E}$
$T_1(\text{load}(\kappa, addr, \vec{r}, r), \mathcal{E})$	$= \mathcal{E}$
$T_1(\text{store}(\kappa, addr, \vec{r}, src), \mathcal{E})$	$= \top$
$T_1(\text{call}(sig, ros, args, res), \mathcal{E})$	$= \top$
$T_1(\text{cond}(cond, args), \mathcal{E})$	$= \mathcal{E}$
$T_1(\text{return}(optarg), \mathcal{E})$	$= \top$
$T_1(\text{threadcreate}(optarg), \mathcal{E})$	$= \top$
$T_1(\text{atomic}(aop, \vec{r}, r), \mathcal{E})$	$= \perp$
$T_1(\text{fence}, \mathcal{E})$	$= \perp$

$$\mathcal{FE}_1(n) = \begin{cases} \top & \text{if predecessors}(n) = \emptyset \\ \bigsqcup_{p \in \text{predecessors}(n)} T_1(\text{instr}(p), \mathcal{FE}_1(p)) & \text{otherwise} \end{cases}$$

FE1

A fence is redundant if it always follows a previous fence or locked instruction in program order, and no memory store instructions are in between.

A forward data-flow problem over

$T_1(\text{nop}, \mathcal{E})$

the bo

Assoc

\perp : alo

is a

cur

no

\top : oth

Implementation:

1. Use CompCert implementation of Kildall algorithm to solve the data-flow equations.
2. Replace **MFENCES** for which the analysis returns \perp with **NOP** instructions.

$$\mathcal{FE}_1(n) = \begin{cases} \bigsqcup_{p \in \text{predecessors}(n)} T_1(\text{instr}(p), \mathcal{FE}_1(p)) & \text{otherwise} \end{cases}$$

= \mathcal{E}
 = \mathcal{E}
 = \mathcal{E}
 = \top
 = \top
 = \top
 = \mathcal{E}
 = \top
 = \top
 = \perp
 = \perp

\emptyset


Redundant fences (2)

If we have two consecutive fence instructions, we can remove the *former*:



Intuition: the visible effects initially published by the former fence, are now published by the latter, and nobody can tell the difference.

Generalisation:



Redundant fences (2)

If there are reads in between the fences...

$[x]=[y]=0$

Thread 0	Thread 1
MOV [x] ← 1 MFENCE	MOV [y] ← 1 MFENCE
MOV EAX ← [y] MFENCE	MOV EBX ← [x]

EAX = EBX = 0
forbidden

but

$[x]=[y]=0$

Thread 0	Thread 1
MOV [x] ← 1 NOP	MOV [y] ← 1 MFENCE
MOV EAX ← [y] MFENCE	MOV EBX ← [x]

EAX = EBX = 0
allowed

Redundant fences (2)

If there are reads in between the fences...

[x]=[y]=0

Thread 0	Thread 1
MOV [x] ← 1	MOV [y] ← 1
MFENCE	MFENCE
MOV EAX ← [y]	
MFENCE	

EAX = EBX = 0
forbidden

but

If there are reads in between, the optimisation is unsound.

[x]=[y]=0

Thread 0	Thread 1
MOV [x] ← 1	MOV [y] ← 1
NOP	MFENCE
MOV EAX ← [y]	MOV EBX ← [x]
MFENCE	

EAX = EBX = 0
allowed

Redundant fences (2)

Swapping a `STORE` and a `MFENCE` is sound:

`MFENCE; STORE`  `STORE; MFENCE`

1. transformed program's behaviours \subseteq source program's behaviours
(source program might leave pending write in its buffer)
2. There is the new intermediate state if the buffer was initially non-empty, but this intermediate state *is not observable*.
(a local read is needed to access the local buffer)

Intuition: Iterate this swapping...

FE2

A fence is redundant if it always precedes a later fence or locked instruction in program order, and no memory read instructions are in between.

A *backward* data-flow problem over the boolean domain $\{\perp, \top\}$

Associate to each program point:

\perp : along all execution paths there is an atomic instruction *after* the current program point, with no intervening reads;

\top : otherwise.

$T_2(\mathbf{nop}, \mathcal{E})$	$= \mathcal{E}$
$T_2(\mathbf{op}(op, \vec{r}, r), \mathcal{E})$	$= \mathcal{E}$
$T_2(\mathbf{load}(\kappa, addr, \vec{r}, r), \mathcal{E})$	$= \top$
$T_2(\mathbf{store}(\kappa, addr, \vec{r}, src), \mathcal{E})$	$= \mathcal{E}$
$T_2(\mathbf{call}(sig, ros, args, res), \mathcal{E})$	$= \top$
$T_2(\mathbf{cond}(cond, args), \mathcal{E})$	$= \mathcal{E}$
$T_2(\mathbf{return}(optarg), \mathcal{E})$	$= \top$
$T_2(\mathbf{threadcreate}(optarg), \mathcal{E})$	$= \top$
$T_2(\mathbf{atomic}(aop, \vec{r}, r), \mathcal{E})$	$= \perp$
$T_2(\mathbf{fence}, \mathcal{E})$	$= \perp$

$$\mathcal{FE}_2(n) = \begin{cases} \top & \text{if successors}(n) = \emptyset \\ \bigsqcup_{s \in \text{successors}(n)} T_2(instr(s), \mathcal{FE}_2(s)) & \text{otherwise} \end{cases}$$

FE1 and FE2 are both useful

Removed by FE1 but not FE2:

```
MFENCE
MOV EAX <- [y]
MFENCE
MOV EBX <- [y]
```

Removed by FE2 but not FE1:

```
MOV [x] <- 1
MFENCE
MOV [x] <- 2
MFENCE
```

Informal correctness argument

Intuition: FE2 can be thought as iterating

MFENCE; STORE



STORE; MFENCE

MFENCE; non-mem



non-mem; MFENCE

and then applying

MFENCE; MFENCE



NOP; MFENCE

This argument works for *finite traces*, but not for *infinite traces* as the later fence might never be executed:

MFENCE;
STORE;
WHILE(1);
MFENCE



NOP;
STORE;
WHILE(1);
MFENCE

Basic simulations

A pair of relations

$$\sim \in \mathbb{P}(\text{src.states} \times \text{tgt.states})$$

$$> \in \mathbb{P}(\text{tgt.states} \times \text{tgt.states})$$

is a *basic simulation* for $\text{compile} : \text{src.prg} \rightarrow \text{tgt.prg}$ if:

$$\text{sim_init} : \forall p p'. \text{compile}(p) = p' \implies \forall t \in \text{init}(p'). \exists s \in \text{init}(p). s \sim t$$

$$\text{sim_end} : \forall s t. s \sim t \wedge t \not\rightarrow - \implies s \not\rightarrow -$$

$$\text{sim_step} : \forall s t t' ev. s \sim t \wedge t \xrightarrow{ev} t' \wedge ev \neq \text{oom} \implies$$

$$(s \xrightarrow{\tau}^* \xrightarrow{\text{fail}} -)$$

— *s reaches a failure*

$$\vee (\exists s'. s \xrightarrow{\tau}^* \xrightarrow{ev} s' \wedge s' \sim t')$$

— *s does matching step sequence*

$$\vee (ev = \tau \wedge t > t' \wedge s \sim t').$$

— *s stutters (only allowed if $t > t'$)*

Exhibiting a basic simulation implies:

$$\text{traces}(\text{compile}(p)) \setminus \{t \cdot \text{inftau} \mid t \text{ trace}\} \subseteq \text{traces}(p)$$

“simulation can stutter forever”

Usual approach: measured simulations

Definition 2 (Measured sim.). *A measured simulation is any basic simulation $(\sim, >)$ such that $>$ is well-founded.*

Theorem 1. *If there exists a measured simulation for the compilation function `compile`, then for all programs p , $\text{traces}(\text{compile}(p)) \subseteq \text{traces}(p)$.*

Simulation for FE2

$s \equiv_i t$ iff thread i of s and t have identical pc, local states and buffers

$s \sim_i s'$ iff thread i of s can execute zero or more `NOP`, `OP`, `STORE` and `MFENCE` instructions and end in the state s'

$s \sim t$ iff

- t 's CFG is the optimised version of s 's CFG; and

- s and t have identical memories; and

- \forall thread i , either $s \equiv_i t$ or

the analysis for i 's pc returned \perp and $\exists s', s \sim_i s'$ and $s' \equiv_i t$

“ s is some instructions behind and can catch up”

Stutter condition:

$t > t'$ iff $t \rightarrow t'$ by a thread executing a `NOP`, `OP`, `STORE` OR `MFENCE`
(and t 's buffer being non-empty)

Simulation for FE2

$s \equiv_i t$ iff thread i of s and t have identical pc, local states and buffers

$s \sim_i s'$ iff th

MFENCE

$s \sim t$ iff

– t 's CFG

– s and t

– \forall thread

But if (1) all threads have non-empty buffers, and
(2) are stuck executing infinite loops, and
(3) no writes are ever propagated to memory,
then we can stutter forever.

(i.e., $>$ is not well-founded.)

the analysis for i 's pc returned \perp and $\exists s', s \sim_i s'$ and $s' \equiv_i t$

“ s is some instructions behind and can catch up”

Stutter condition:

$t > t'$ iff $t \rightarrow t'$ by a thread executing a NOP, OP, STORE OR MFENCE
(and t 's buffer being non-empty)

Simulation for FE2

$s \equiv_i t$ iff thread i of s and t have identical pc, local states and buffers

$s \sim_i s'$ iff th

MFE

$s \sim t$ iff

– t 's CFG

– s and t

– \forall thread

But if (1) all threads have non-empty buffers, and
(2) are stuck executing infinite loops, and
(3) no writes are ever propagated to memory,
then we can stutter forever.

Solution 1: Assume this case never arises (*fairness*)

Solution 2: Do a case split.

- If this case does not arise, we are done.
- If it does, use a different (weaker) simulation to construct an infinite trace for the source

Stutter condition

$t > t'$ iff $t \rightarrow$

(and

Weaktau simulation

Definition 3 (Weaktau sim.). A weaktau simulation consists of a basic simulation $(\sim, >)$ with and an additional relation between source and target states, $\simeq \in \mathbb{P}(\text{src.states} \times \text{tgt.states})$ satisfying the following properties:

$$\text{sim_weaken} : \forall s, t. s \sim t \implies s \simeq t$$

$$\text{sim_wstep} : \forall s t t'. s \simeq t \wedge t \xrightarrow{\tau} t' \wedge t > t' \implies$$

$$\begin{aligned} & (s \xrightarrow{\tau^*} \text{fail}) && \text{— } s \text{ reaches a failure} \\ \vee & (\exists s'. s \xrightarrow{\tau^*} s' \wedge s' \simeq t') && \text{— } s \text{ does a matching step sequence.} \end{aligned}$$

Theorem 2. If there exists a weaktau-simulation $(\sim, >, \simeq)$ for the compilation function `compile`, then for all programs p , $\text{traces}(\text{compile}(p)) \subseteq \text{traces}(p)$.

Remarks:

- Once the simulation game moves from \sim to \simeq , stuttering is forbidden;
- Can view difference between \sim and \simeq as a boolean prophecy variable.

Weaktau simulation for FE2

$s \sim t$, $t > t'$ as before.


$s \simeq t$ iff

– t 's CFG is the optimised version of s 's CFG; and

– $\forall i, \exists s'$ s.t. $s \sim_i s' \equiv_i t$.

(i.e., same as $s \sim t$ except that the memories are unrelated.)

A closer look at the RTL




Patterns like that on the left are common.


FE1 and FE2 do not optimise these patterns.

It would be nice to have these instructions out of the loop.

Do you perform PRE?



A closer look at the RTL




Patterns like that on the left are common.

FE1 and FE2 do not optimise these patterns.


It would be nice to have the fence out of the loop.

Do you perform PRE?




...adding a fence is always safe...

Partial redundancy elimination



Partial redundancy elimination




A: a backward analysis returning \top if along *some path* after the current program point there is an atomic instruction with no intervening reads;

B: a forward analysis returning \perp if along all paths to the current program point there is a fence with no later reads or atomic instructions.

Replace NOP with FENCE after conditionals if:

- *B* returns \perp
- *A* returns \perp
- *A* returns \top on the other branch

Partial redun



B returns \perp :

a previous fence will be eliminated if we insert a fence at both branches of conditional nodes.

A returns \perp :

the previous fence won't be removed by FE2.

A returns \top on the other branch:

the other branch already makes the previous fence partially redundant.

B: a forward analysis returning \perp if along all paths to the current program point there is a fence with no later reads or atomic instructions.

Replace NOP with FENCE after conditionals if:

- *B* returns \perp
- *A* returns \perp
- *A* returns \top on the other branch

Evaluation of the optimisations

- Insert `MFENCES` *before every read* (br), or *after every write* (aw).
- Count the `MFENCE` instructions in the generated code.

	br	br+FE1	aw	aw+FE2	aw+PRE+FE2
Dekker	3	2	5	4	4
Bakery	10	2	4	3	3
Treiber	5	2	3	1	1
Fraser	32	18	19	12	11
TL2	166	95	101	68	68
Genome	133	79	62	41	41
Labyrinth	231	98	63	42	42
SSCA	1264	490	420	367	367

Evaluation of the optimisations

– Insert `MFENCES` *before every read* (br), or *after every write* (aw).

– Cour

Important remark for your future work:

This is not a decent evaluation... we know nothing about real code, and the number of fences is not a good measure. But unclear how to do better.

Evaluation should be taken seriously by CS scientists!

`http://evaluate.inf.usi.ch/`

Labyrinth	231	98	63	42	42
SSCA	1264	490	420	367	367

Conclusion

Syllabus



In these lectures we have covered the hardware models of two modern computer architectures (x86 and Power/ARM - at least for a large subset of their instruction set).

We have seen how compiler optimisations can also break concurrent programs and the importance of defining the memory model of high-level programming languages (and we have seen in detail the C++11 memory model).

We have also introduced some proof methods to reason about concurrency.

After these lectures, you might have the feeling that multicore programming is a mess and things can't just work.



The memory models of modern hardware are better understood.

Programming languages attempt to specify and implement reasonable memory models.

Researchers and programmers are now interested in these problems.



The memory models of modern hardware are better understood.

Still, many open problems...


problems.

attempt

els.

mmers

se



The memory models of modern hardware are better understood.

Still, many research opportunities!

attempt

els.

mmers

se

problems.

All these lectures are based on work done with/by my colleagues. Thank you!



And thank you all for attending these lectures!

Please, fill the course evaluation form. It is vital feedback to make a better course next year.

