

Languages and concurrency a thorny relationship Francesco Zappa Nardelli Inria, France

Based on work *done by* or *with* Vafeiadis, Sewell, Sevcik, Sarkar, Ridge, Owens, Morisset, Memariam, Maranget, Chakraborty, Braibant, Balabonski, Batty, Alglave

U. Cambridge, U. Kent, MPI-SWS, Inria

### Shared memory

In computer hardware, **shared memory** refers to a (typically) large block of random access memory (RAM) that can be accessed by several different central processing units (CPUs) in a multiple-processor computer system.

A shared memory system is relatively easy to program since all processors share a single view of data and the communication between processors can be as fast as memory accesses to a same location. The issue with shared memory systems is that many CPUs need fast access to memory and will likely cache memory, which has two complications:

- CPU-to-memory connection becomes a bottleneck. Shared memory computers cannot scale very well. Most of them have ten or fewer processors.
- Cache coherence: Whenever one cache is updated with information that may be used by other processors, the change needs to be reflected to the other processors, otherwise the different processors will be working with incoherent data (see cache coherence and memory coherence). Such coherence protocols can, when they work well, provide extremely high-performance access to shared information between multiple processors. On the other hand they can sometimes become overloaded and become a bottleneck to performance.

# Shared memory

In computer

(RAM) that ca

computer sys

s	memory
ip	e-processo

A shared memory system is relatively easy to program since all processors share a single view of data and the communication between processors can be as fact as memory accessors to a same location. The issue ...all processors share a single view of data...

...relatively easy to program...

- CFO-to-memory connection becomes a bottleneck. Snared memory computers cannot scale very well. Most of them have ten or fewer processors.
- Cache coherence: Whenever one cache is updated with information that may be used by other processors, the change needs to be reflected to the other processors, otherwise the different processors will be working with incoherent data (see cache coherence and memory coherence). Such coherence protocols can, when they work well, provide extremely high-performance access to shared information between m and become a bottlene bottlene bottlene bottlene bottlene bottlene bottlene.

...bottleneck to performance...

### Imagine an ideal world



#### Imagine an ideal world



Programmers and compilers cooperate to make great software

## Constant propagation

A simple, and *innocuous*, optimisation:



Shared memory

Thread 1

Shared memory

#### Intuitively this program always prints 0

But if the compiler propagates the *constant* x = 1...

$$\mathbf{x} = \mathbf{y} = \mathbf{0}$$

Thread 1

But if the compiler propagates the *constant* x = 1...

Thread 1

#### ...the program always writes 1 rather than 0.

But if the compiler propagates the *constant* x = 1...

$$\mathbf{x} = \mathbf{y} = \mathbf{0}$$

#### A compiler can break your code

#### ...the program always writes 1 rather than 0.

Consider misaligned 4-byte accesses:

(*Disclaimer*: compiler will normally ensure alignment)

Intel SDM x86 atomic accesses:

- *n*-bytes on an *n*-byte boundary (n = 1, 2, 4, 16)
- P6 or later: ... or if unaligned but within a cache line

Question: what about multi-word high-level language values?

Initial shared memory values: [x]=0 [y]=0

Per-processor registers: EAX EBX

Thread 0	Thread 1
MOV [x] ← 1	MOV [y] ← 1
MOV EAX ← [y]	MOV EBX ← [x]

Initial shared memory values: [x]=0 [y]=0

Per-processor registers: EAX EBX



Initial shared memory values: [x]=0 [y]=0

Per-processor registers: EAX EBX



Initial shared memory values: [x]=0 [y]=0

Per-processor registers: EAX EBX



Initial shared memory values: [x]=0 [y]=0

Per-processor registers: EAX EBX



Initial shared memory values: [x]=0 [y]=0

Per-processor registers: EAX EBX

Thread 0	Thread 1
MOV [x] ← 1	MOV [y] ← 1
MOV EAX ← [y]	MOV EBX ← [x]

Initial shared memory values: [x]=0 [y]=0

Per-processor registers: EAX EBX

Thread 0	Thread 1
MOV [x] ← 1	MOV [y] ← 1
MOV EAX ← [y]	MOV EBX ← [x]

Thread 0	Thread 1
MOV [x] ← 1	MOV [y] ← 1
MOV EAX $\leftarrow$ [y]	MOV EBX $\leftarrow$ [x]

The possible outcomes should be:

- EAX : 1, EBX : 1
- EAX : 0, EBX : 1
- EAX : 1, EAX : 0





Store buffers hide the latency of memory writes



Thread 0	Thread 1
MOV [x] ← 1	MOV [y] ← 1
MOV EAX ← [y]	MOV EBX $\leftarrow$ [x]



Thread 0	Thread 1
MOV [x] ← 1	MOV [y] ← 1
MOV EAX ← [y]	MOV EBX $\leftarrow$ [x]



Thread 0	Thread 1
MOV [x] ← 1	MOV [y] ← 1
MOV EAX ← [y]	MOV EBX ← [x]



	Thread 0	Thread 1
Hardware store buffering	MOV $[x] \leftarrow 1$ MOV EAX $\leftarrow [y]$	MOV $[y] \leftarrow 1$ MOV EBX $\leftarrow [x]$



...and differ between architectures...

Thread 0	Thread 1
x = 1	print y
y = 1	print x

On x86, we only get 0 0 1 1 is printed on the screen.



...and differ between architectures...











The programmer wants to understand the code he writes The compiler - and the hardware try hard to optimise it

Which are the valid optimisations that the compiler or the hardware can perform without breaking the expected semantics of a concurrent program?

Which is the semantics of a concurrent program?

The programmer wants to understand the code he writes The compiler - and the hardware try hard to optimise it

#### Not new



Multiprocessors since 1964 (Univac 1108A - or Burroughs, in '62)

Relaxed Memory since 1972 (IBM System 370/158MP)

Eclipsed for a long time (except in high-end) by advances in performance:

- transistor counts (continuing)
- clock speed (hit power dissipation limit)
- ILP (hit smartness limit?)

#### Mass market multiprocessors since 2005



Intel Xeon E7 up to 20 hardware threads



IBM Power 795 server up to 1024 hardware threads



## Best quad core phone: 4 contenders examined

EARLY VIEW HTC One X vs ZTE Era vs LG Optimus 4X HD vs Huawei Ascend D Quad
## Mass market multiprocessors since 2005



Intel Xeon E7 up to 20 hardware threads

## Programming multiprocessors no longer just for specialists



## Best quad core phone: 4 contenders examined

EARLY VIEW HTC One X vs ZTE Era vs LG Optimus 4X HD vs Huawei Ascend D Quad



- 1. Formalisation of hardware memory models
- 2. Design and formalisation of programming languages
- 3. Compiler and optimisations: proof and/or validation



- 1. Formalisation of hardware memory models
- 2. Design and formalisation of programming languages
- 3. Compiler and optimisations: proof and/or validation

## Architectures

Hardware manufacturers document architectures:

- *loose* specifications
- claimed to cover a *wide range* of past and future processor implementations.

Architectures should:

- *reveal enough* for effective programming;
- without *unduly constraining* future processor design.

*Examples*: Intel 64 and IA-32 Architectures SDM, AMD64 Architecture Programmer's Manual, Power ISA specification, ARM Architecture Reference Manual, ...



Intel® 64 and IA-32 Architectures Software Developer's Manual VOLUME 3A: System Programming Guide Part 1

## In practice



Architectures described by informal prose:

In a multiprocessor system, maintenance of cache consistency may, in rare circumstances, require intervention by system software.

(Intel SDM, november 2006, vol3a, 10-5)

As we shall see, such descriptions are:

1) vague; 2) incomplete; 3) unsound.

Fundamental problem: prose specifications cannot be used to test programs or to test processor implementations.

1. spin_unlock() Optimization On Intel 20Nov1999-7Dec1999 (143 posts) Archive Link: " <u>spin_unlock optimization(i386)</u> "	Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.	<pre>spin_lock() a = 1;</pre>
Topics: <u>BSD: FreeBSD, SMP</u> People: <u>Linus Torvalds Jeff V. Merkey Erich Boleyn Manfred Spraul Peter Samuelson Ingo</u> <u>Molnar</u>	Note that the fact that it does not crash now is quite possibly because of either	mb(); a = 0; mb();
Manfred Spraul thought he'd found a way to shave spin_unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speed- up in a benchmark test making the optimization very valuable. Ingo also added	we have a lot less contention on our spinlocks these days. That might hide the	<pre>b = a; spin_unlock(); return b; }</pre>
that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:	that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)	Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into "b" and actors it Sciffers EVED accurate anything deep the grinlesh would
It does NOT WORK!	the window is probably very very small, and you have to be unlucky to hit it. Faster CPU's, different compilers, whatever.	obviously be completely broken, wouldn't you say?
Let the FreBSD people use it, and let them get faster timings. They will crash, eventually.	I might be proven wrong, but I don't think I am.	And yes, the above CAN return 1 with the proposed optimization. I doubt you can make it do so in real life, but hey, add another access to another variable in the same cache line that is accessed through one that million (to get access
The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.	Note that another thing is that yes, "btcl" may be the worst possible thing to use for this, and you might test whether a simpler "xor+xchgl" might be	line ping-pong and timing effects), and I suspect you can make it happen even with a simple example like the above.
The issue is not writes being issued in-order (although all the Intel CPU books	better - it's still serializing because it is locked, but it should be the normal 12 cycles that Intel always seems to waste on serializing instructions rather than	The reason it can return 1 quite legally is that your new "spin_unlock()" isnot

Example: Linux kernel mailing list, 20 nov. - 7 déc. 1999 (143 posts).

A one-instruction programming question, a microarchitecural debate! *Keywords*: speculation, ordering, causality, retire, cache...

The sur For hap stal spin

spi

and Unl

### should be blown out.

Manfred objected that according to the *Pentium Processor Family Developers Manual, Vol3, Chapter 19.2 Memory Access Ordering*, "to optimize performance, the Pentium processor allows memory reads to be reordered ahead of buffered writes in most situations. Internally, CPU reads (cache hits) can be reordered around buffered writes. Memory reordering does not occur at the pins, reads (cache miss) and writes appear in-order." He concluded from this that the second CPU would never see the spin\_unlock() before the "b=a" line. Linus agreed that on a Pentium, Manfred was right. However, he quoted in turn from the Pentium Pro manual, "The only enhancement in the PentiumPro processor is the added support for speculative reads and store-buffer forwarding." He explained:

warn you NOT to assume that in-order write behaviour - I bet it won't be the

A Pentium is a in-order machine, without any of the interesting speculation wrt reads etc. So on a Pentium you'll never see the problem.

I have seen the behavior Linus describes on a hardware analyzer, BUT ONLY ON SYSTEMS THAT WERE PPRO AND ABOVE. I guess the BSD people must still be on older Pentium hardware and that's why they don't know this can bite in some cases.

Erich Boleyn, an Architect in an IA32 development group at Intel, also replied to Linus, pointing out a possible misconception in his proposed exploit. Regarding the code Linus posted, Erich replied:

It will always return 0. You don't need "spin\_unlock()" to be serializing.

The only thing you need is to make sure there is a store in "spin\_unlock()", and that is kind of true by the fact that you're changing something to be observable on other processors.

There was a long clarification discussion, resulting in a complete turnaround by Linus:

Everybody has convinced me that yes, the Intel ordering rules \_are\_ strong enough that all of this really is legal, and that's what I wanted. I've gotten sane explanations for why serialization (as opposed to just the simple locked access) is required for the lock() side but not the unlock() side, and that lack of symmetry was what bothered me the most.

Oliver made a strong case that the lack of symmetry can be adequately explained by just simply the lack of symmetry wrt speculation of reads vs writes. I feel comfortable again.

Thanks, guys, we'll be that much faster due to this..

20Nov1999-7Dec1999 (143 posts) Archive Link: "<u>spin\_unlock optimization(i386)</u>" Topics: <u>BSD: FreeBSD, SMP</u> People: <u>Linus Torvalds Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo</u>

### People: Linus Torvalds, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, In Molnar

Manfred Spraul thought he'd found a way to shave spin\_unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speed-up in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

### It does NOT WORK!

Let the FreBSD people use it, and let them get faster timings. They will crash, eventually.

The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.

The issue is not writes being issued in-order (although all the Intel CPU books warn you NOT to assume that in-order write behaviour - I bet it won't be the case in the long run).

The issue is that you \_have\_ to have a serializing instruction in order to make sure that the processor doesn't re-order things around the unlock.

For example, with a simple write, the CPU can legally delay a read that happened inside the critical region (maybe it missed a cache line), and get a stale value for any of the reads that \_should\_ have been serialized by the spinlock.

### spin\_unlock();

spin\_lock();

1 = 07

a = 1; /\* cache miss satisfied, the "a" line is bouncing back and forth \*/

b gets the value 1

a = 0;

and it returns "1", which is wrong for any working spinlock.

### Unlikely? Yes, definitely. Something we are willing to live with as a potential bug in any real kernel? Definitely not.

Manfred objected that according to the *Pentium Processor Family Developers Manual, Vol3, Chapter 19.2 Memory Access Ordering*, "to optimize performance, the Pentium processor allows memory reads to be reordered ahead of buffered writes in most situations. Internally, CPU reads (cache hits) can be reordered around buffered writes. Memory reordering does not occur at the pins, reads (cache miss) and writes appear in-order." He concluded from this that the second CPU would never see the spin\_unlock() before the "b=a" line. Linus agreed that on a Pentium, Manfred was right. However, he quoted in turn from the Pentium Pro manual, "The only enhancement in the PentiumPro processor is the added support for speculative reads and store-buffer forwarding." He explained:

A Pentium is a in-order machine, without any of the interesting speculation wrt reads etc. So on a Pentium you'll never see the problem.

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the \_spinlock\_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

the window is probably very very small, and you have to be unlucky to hit it. Faster CPU's, different compilers, whatever.

### I might be proven wrong, but I don't think I am.

Note that another thing is that yes, "btcl" may be the worst possible thing to use for this, and you might test whether a simpler "xor+xchgl" might be better - it's still serializing because it is locked, but it should be the normal 12 cycles that Intel always seems to waste on serializing instructions rather than 22 cycles.

### Elsewhere, he gave a potential (though unlikely) exploit:

As a completely made-up example (which will probably never show the problem in real life, but is instructive as an example), imaging running the following test in a loop on multiple CPU's:

int test\_locking(void){

static int a; /\* protected by spinlock \*/
int b;

But a Pentium is also very uninteresting from a SMP standpoint these days. It's just too weak with too little per-CPU cache etc..

This is why the PPro has the MTRR's - exactly to let the core do speculation (a Pentium doesn't need MTRR's, as it won't re-order anything external to the CPU anyway, and in fact won't even re-order things internally).

### Jeff V. Merkey added:

What Linus says here is correct for PPro and above. Using a mov instruction to unlock does work fine on a 486 or Pentium SMP system, but as of the PPro, this was no longer the case, though the window is so infintesimally small, most kernels don't hit it (Netware 4/5 uses this method but it's spinlocks understand this and the code is writtne to handle it. The most obvious aberrant behavior was that cache inconsistencies would occur randomly. PPro uses lock to signal that the piplines are no longer invalid and the buffers should be blown out.

I have seen the behavior Linus describes on a hardware analyzer, BUT ONLY ON SYSTEMS THAT WERE PPRO AND ABOVE. I guess the BSD people must still be on older Pentium hardware and that's why they don't know this can bite in some cases.

Erich Boleyn, an Architect in an IA32 development group at Intel, also replied to Linus, pointing out a possible misconception in his proposed exploit. Regarding the code Linus posted, Erich replied:

It will always return 0. You don't need "spin\_unlock()" to be serializing.

The only thing you need is to make sure there is a store in "spin\_unlock()", and that is kind of true by the fact that you're changing something to be observable on other processors.

spin\_lock()
a = 1;
mb();
a = 0;
mb();
b = a;
spin\_unlock();
return b;

3

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into "b" and return it. So if we EVER returned anything else, the spinlock would obviously be completely broken, wouldn't you say?

And yes, the above CAN return 1 with the proposed optimization. I doubt you can make it do so in real life, but hey, add another access to another variable in the same cache line that is accessed through another spinlock (to get cacheline ping-pong and timing effects), and I suspect you can make it happen even with a simple example like the above.

The reason it can return 1 quite legally is that your new "spin\_unlock()" isnot serializing any more, so there is very little effective ordering between the two actions

b = a;spin\_unlock();

as they access completely different data (ie no data dependencies in sight). So what you could end up doing is equivalent to

CPU#1 CPU#2 b = a; /\* cache miss, we'll delay this.. \*/

The reason for this is that stores can only possibly be observed when all prior instructions have retired (i.e. the store is not sent outside of the processor until it is committed state, and the earlier instructions are already committed by that time), so the any loads, stores, etc absolutely have to have completed first, cache-miss or not.

### He went on:

Since the instructions for the store in the spin\_unlock have to have been externally observed for spin\_lock to be aquired (presuming a correctly functioning spinlock, of course), then the earlier instructions to set "b" to the value of "a" have to have completed first.

In general, IA32 is Processor Ordered for cacheable accesses. Speculation doesn't affect this. Also, stores are not observed speculatively on other processors.

There was a long clarification discussion, resulting in a complete turnaround by Linus:

Everybody has convinced me that yes, the Intel ordering rules \_are\_ strong enough that all of this really is legal, and that's what I wanted. I've gotten sane explanations for why serialization (as opposed to just the simple locked access) is required for the lock() side but not the unlock() side, and that lack of symmetry was what bothered me the most.

Oliver made a strong case that the lack of symmetry can be adequately explained by just simply the lack of symmetry wrt speculation of reads vs writes. I feel comfortable again.

Thanks, guys, we'll be that much faster due to this..

20Nov1999-7Dec1999 (143 posts) Archive Link: "<u>spin\_unlock optimization(i386)</u>" Topics: <u>BSD: FreeBSD, SMP</u> People: <u>Linus Torvalds Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo</u>

### People: <u>Linus Torvalds, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo</u> <u>Molnar</u> Manfred Spraul thought he'd found a way to shave spin\_unlock() down from about

Manfred Spraul thought he'd found a way to shave spin\_unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speedup in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

### It does NOT WORK!

Let the FreBSD people use it, and let them get faster timings. They will crash, eventually.

The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.

The issue is not writes being issued in-order (although all the Intel CPU books warn you NOT to assume that in-order write behaviour - I bet it won't be the case in the long run).

The issue is that you \_have\_ to have a serializing instruction in order to make sure that the processor doesn't re-order things around the unlock.

For example, with a simple write, the CPU can legally delay a read that happened inside the critical region (maybe it missed a cache line), and get a stale value for any of the reads that \_should\_ have been serialized by the spinlock.

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the \_spinlock\_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

the window is probably very very small, and you have to be unlucky to hit it. Faster CPU's, different compilers, whatever.

I might be proven wrong, but I don't think I am.

Note that another thing is that yes, "btcl" may be the worst possible thing to use for this, and you might test whether a simpler "xor+xchgl" might be better - it's still serializing because it is locked, but it should be the normal 12 cycles that Intel always seems to waste on serializing instructions rather than 22 cycles.

Elsewhere, he gave a potential (though unlikely) exploit:

As a completely made-up example (which will probably never show the problem in real life, but is instructive as an example), imaging running the following test in a loop on multiple CPU's:

int test\_locking(void) {

static int a; /\* protected by spinlock \*/
int b;

spin\_lock()
a = 1;
mb();
a = 0;
mb();
b = a;
spin\_unlock();
return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into "b" and return it. So if we EVER returned anything else, the spinlock would obviously be completely broken, wouldn't you say?

And yes, the above CAN return 1 with the proposed optimization. I doubt you can make it do so in real life, but hey, add another access to another variable in the same cache line that is accessed through another spinlock (to get cacheline ping-pong and timing effects), and I suspect you can make it happen even with a simple example like the above.

The reason it can return 1 quite legally is that your new "spin\_unlock()" isnot serializing any more, so there is very little effective ordering between the two actions

b = a;spin\_unlock();

as they access completely different data (ie no data dependencies in sight). So what you could end up doing is equivalent to

CPU#1 CPU#2 b = a; /\* cache miss, we'll delay this.. \*/

spin\_unlock();

spin\_lock();

a = 1;
/\* cache miss satisfied, the "a" line is boun

b gets the value 1



for speculative reads and store-buffer forwarding." He explained

A Pentium is a in-order machine, without any of the interesting speculation wrt reads etc. So on a Pentium you'll never see the problem.

We can shave spin\_unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain.

> kernels don't hit it (Netware 4/5 uses this method but it's spinlocks understand this and the code is writtne to handle it. The most obvious aberrant behavior was that cache inconsistencies would occur randomly. PPro uses lock to signal that the piplines are no longer invalid and the buffers should be blown out.

I have seen the behavior Linus describes on a hardware analyzer, BUT ONLY ON SYSTEMS THAT WERE PPRO AND ABOVE. I guess the BSD people must still be on older Pentium hardware and that's why they don't know this can bite in some cases.

Erich Boleyn, an Architect in an IA32 development group at Intel, also replied to Linus, pointing out a possible misconception in his proposed exploit. Regarding the code Linus posted, Erich replied:

It will always return 0. You don't need "spin\_unlock()" to be serializing.

The only thing you need is to make sure there is a store in "spin\_unlock()", and that is kind of true by the fact that you're changing something to be observable on other processors.

The reason for this is that stores can only possibly be observed when all prior instructions have retired (i.e. the store is not sent outside of the processor until it is committed state, and the earlier instructions are already committed by that time), so the any loads, stores, etc absolutely have to have completed first, cache-miss or not.

### He went on:

Since the instructions for the store in the spin\_unlock have to have been externally observed for spin\_lock to be aquired (presuming a correctly functioning spinlock, of course), then the earlier instructions to set "b" to the value of "a" have to have completed first.

In general, IA32 is Processor Ordered for cacheable accesses. Speculation doesn't affect this. Also, stores are not observed speculatively on other processors.

There was a long clarification discussion, resulting in a complete turnaround by Linus:

Everybody has convinced me that yes, the Intel ordering rules \_are\_ strong enough that all of this really is legal, and that's what I wanted. I've gotten sane explanations for why serialization (as opposed to just the simple locked access) is required for the lock() side but not the unlock() side, and that lack of symmetry was what bothered me the most.

Oliver made a strong case that the lack of symmetry can be adequately explained by just simply the lack of symmetry wrt speculation of reads vs writes. I feel comfortable again.

Thanks, guys, we'll be that much faster due to this..

20Nov1999-7Dec1999 (143 posts) Archive Link: "<u>spin\_unlock optimization(i386)</u>" Topics: <u>BSD: FreeBSD, SMP</u> People: <u>Linus Torvalds Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo</u>

### People: Linus Forvaids, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ing <u>Monar</u> Monfred Spraul thought hold found a superior shows with a show to be a figure of the state of the s

Manfred Spraul thought he'd found a way to shave spin\_unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speed-up in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

### It does NOT WORK!

Let the FreBSD people use it, and let them get faster timings. They will crash, eventually.

The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.

The issue is not writes being issued in-order (although all the Intel CPU books warn you NOT to assume that in-order write behaviour - I bet it won't be the case in the long run).

The issue is that you \_have\_ to have a serializing instruction in order to make sure that the processor doesn't re-order things around the unlock.

For example, with a simple write, the CPU can legally delay a read that happened inside the critical region (maybe it missed a cache line), and get a stale value for any of the reads that \_should\_ have been serialized by the spinlock.

spin\_unlock();

spin\_lock();

a = 1;
/\* cache miss satisfied, the "a" line is boun

b gets the value 1



for speculative reads and store-buffer forwarding." He explained

A Pentium is a in-order machine, without any of the interesting speculation wrt reads etc. So on a Pentium you'll never see the problem.

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the \_spinlock\_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

the window is probably very very small, and you have to be unlucky to hit it. Faster CPU's, different compilers, whatever.

I might be proven wrong, but I don't think I am.

Note that another thing is that yes, "btcl" may be the worst possible thing to use for this, and you might test whether a simpler "xor+xchgl" might be better - it's still serializing because it is locked, but it should be the normal 12 cycles that Intel always seems to waste on serializing instructions rather than 22 cycles.

Elsewhere, he gave a potential (though unlikely) exploit:

As a completely made-up example (which will probably never show the problem in real life, but is instructive as an example), imaging running the

spin\_lock()
a = 1;
mb();
a = 0;
mb();
b = a;
spin\_unlock();
return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into "b" and return it. So if we EVER returned anything else, the spinlock would obviously be completely broken, wouldn't you say?

And yes, the above CAN return 1 with the proposed optimization. I doubt you can make it do so in real life, but hey, add another access to another variable in the same cache line that is accessed through another spinlock (to get cacheline ping-pong and timing effects), and I suspect you can make it happen even with a simple example like the above.

The reason it can return 1 quite legally is that your new "spin\_unlock()" is not serializing any more, so there is very little effective ordering between the two actions

### b = a;spin\_unlock();

as they access completely different data (ie no data dependencies in sight). So

, we'll delay this.. \*/

4% speed-up in a benchmark test,<br/>making the optimization very valuable.We can sh<br/>about 22 tThe same optimization cropped up in<br/>the FreeBSD mailing list.

### asm code, to 1 tick for a simple "movi \$0,%0" instruction, a huge gain.

kernels don't hit it (Netware 4/5 uses this method but it's spinlocks understand this and the code is writtne to handle it. The most obvious aberrant behavior was that cache inconsistencies would occur randomly. PPro uses lock to signal that the piplines are no longer invalid and the buffers should be blown out.

I have seen the behavior Linus describes on a hardware analyzer, BUT ONLY ON SYSTEMS THAT WERE PPRO AND ABOVE. I guess the BSD people must still be on older Pentium hardware and that's why they don't know this can bite in some cases.

Erich Boleyn, an Architect in an IA32 development group at Intel, also replied to Linus, pointing out a possible misconception in his proposed exploit. Regarding the code Linus posted, Erich replied:

It will always return 0. You don't need "spin\_unlock()" to be serializing.

The only thing you need is to make sure there is a store in "spin\_unlock()", and that is kind of true by the fact that you're changing something to be observable on other processors.





20Nov1999-7Dec1999 (143 posts) Archive Link: "<u>spin\_unlock\_optimization(i386)</u>" Topics: <u>BSD: FreeBSD, SMP</u> People: <u>Linus Torvalds, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo</u>

### reopie: Linus 1 orvaids, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ju Molnar Manfred Samuel thought held form the man to the samuelson in the 100 km s

Manfred Spraul thought he'd found a way to shave spin\_unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speed-up in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

### It does NOT WORK!

Let the FreBSD people use it, and let them get faster timings. They will crash, eventually.

The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.

The issue is not writes being issued in-order (although all the Intel CPU books warn you NOT to assume that in-order write behaviour - I bet it won't be the case in the long run).

The issue is that you \_have\_ to have a serializing instruction in order to make sure that the processor doesn't re-order things around the unlock.

For example, with a simple write, the CPU can legally delay a read that happened inside the critical stale value for any of the re spinlock.

spin\_unlock();

spin\_lock();

a = 1; /\* cache miss satisfied, the

b gets the value 1

a = 0; and it re

Unlikely bug in a

Manfred Manual, the Penti

writes in around b (cache n CPU wo a Pentiu

manual, for speculative reads and st

A Pentium is a in-order ma wrt reads etc. So on a Pentium Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

## we have a lot less contention on our spinlocks these days. That might hide the problem, because the \_spinlock\_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

the window is probably very very small, and you have to be unlucky to hit it. Faster CPU's, different compilers, whatever.

spin\_lock()
a = 1;
mb();
a = 0;
mb();
b = a;
spin\_unlock();
return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into "b" and return it. So if we EVER returned anything else, the spinlock would obviously be completely broken, wouldn't you say?

It does NOT WORK! Let the FreBSD people use it, and let them get faster timings. They will crash, eventually.

g the optimization very valuable. ame optimization cropped up in the FreeBSD mailing list.

### ck for a simple "movi ction, a huge gain.

n't hit it (Netware 4/5 uses this method but it's spinlocks d this and the code is writtne to handle it. The most obvious behavior was that cache inconsistencies would occur randomly. lock to signal that the piplines are no longer invalid and the buffers blown out.

n the behavior Linus describes on a hardware analyzer, BUT N SYSTEMS THAT WERE PPRO AND ABOVE. I guess the BSD ist still be on older Pentium hardware and that's why they don't can bite in some cases.

yn, an Architect in an IA32 development group at Intel, also replied to nting out a possible misconception in his proposed exploit. Regarding inus posted, Erich replied:

ays return 0. You don't need "spin\_unlock()" to be serializing.

hing you need is to make sure there is a store in "spin\_unlock()", s kind of true by the fact that you're changing something to be observable on other processors. I'm 1 with the proposed optimization. I doubt you but hey, add another access to another variable accessed through another spinlock (to get cacheects), and I suspect you can make it happen even e above.

ite legally is that your new "spin\_unlock()" isnot is very little effective ordering between the two

erent data (ie no data dependencies in sight). So is equivalent to

y this.. \*/

is that stores can only possibly be observed when all prior tired (i.e. the store is not sent outside of the processor I state, and the earlier instructions are already committed



20Nov1999-7Dec1999 (143 posts) Archive Link: "<u>spin\_unlock\_optimization(i386)</u>" Topics: <u>BSD: FreeBSD, SMP</u> People: <u>Linus Torvalds, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo</u>

### People: Linus 1 orvaids. Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, In Molnar Manfred Samuel they what held for an her arrive to the samuel of the samuels of the samu

Manfred Spraul thought he'd found a way to shave spin\_unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speed-up in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

### It does NOT WORK!

Let the FreBSD people use it, and let them get faster timings. They will crash, eventually.

The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.

The issue is not writes being issued in-order (although all the Intel CPU books warn you NOT to assume that in-order write behaviour - I bet it won't be the case in the long run).

The issue is that you \_have\_ to have a serializing instruction in sure that the processor doesn't re-order things around the unlo

For example, with a simple write, the CPU can legally delay a r happened inside the critical stale value for any of the re spinlock.

spin\_unlock();

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the \_spinlock\_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

the window is probably very very small, and you have to be unlucky to hit it. Faster CPU's, different compilers, whatever.

spin\_lock()
a = 1;
mb();
a = 0;
mb();
b = a;
spin\_unlock();
return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into "b" and return it. So if we EVER returned anything else, the spinlock would obviously be completely broken, wouldn't you say?

> turn 1 with the proposed optimization. I doubt you but hey, add another access to another variable accessed through another spinlock (to get cacheects), and I suspect you can make it happen even e above.

ite legally is that your new "spin\_unlock()" isnot is very little effective ordering between the two

According to the *Pentium Processor Family Developers Manual, Vol3, Chapter 19.2 Memory Access Ordering*, "to optimize performance, the Pentium processor allows memory reads to be reordered ahead of buffered writes in most situations. Internally, CPU reads (cache hits) can be reordered around buffered writes. Memory reordering does not occur at the pins, reads (cache miss) and writes appear in-order."

**It does NOT WORK!** 

DOD

on't hit it (Netware 4/5 uses this method but it's spinlocks id this and the code is writtne to handle it. The most obvious behavior was that cache inconsistencies would occur randomly. lock to signal that the piplines are no longer invalid and the buffers blown out.

n the behavior Linus describes on a hardware analyzer, BUT SYSTEMS THAT WERE PPRO AND ABOVE. I guess the BSD ist still be on older Pentium hardware and that's why they don't can bite in some cases.

yn, an Architect in an IA32 development group at Intel, also replied to nting out a possible misconception in his proposed exploit. Regarding inus posted, Erich replied:

ays return 0. You don't need "spin\_unlock()" to be serializing.

Ouest-France

hing you need is to make sure there is a store in "spin\_unlock()", s kind of true by the fact that you're changing something to be observable on other processors.



for speculative reads and sto

A Pentium is a in-order ma

wrt reads etc. So on a Pentiu

20Nov1999-7Dec1999 (143 posts) Archive Link: "<u>spin\_unlock optimization(i386)</u>" Topics: <u>BSD: FreeBSD, SMP</u> People: <u>Linus Torvalds Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo</u>

### People: Linus Torvalds, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, In <u>Molnar</u> Mar feed Science Management Andre Science and Sci

Manfred Spraul thought he'd found a way to shave spin\_unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speed-up in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

### It does NOT WORK!

Let the FreBSD people use it, and let them get faster timings. They will crash, eventually.

The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.

The issue is not writes being warn you NOT to assume case in the long run).

The issue is that you \_have sure that the processor do

For example, with a simple happened inside the critica stale value for any of the r spinlock. From the Pentium Pro manual, "The only enhancement in the PentiumPro processor is the added support for speculative reads and store-buffer forwarding."

Ouest-France

an exclusion thing)

around buffered writes. Memory re the pins, reads (cache miss) and

Note that I actually thought this was a legal optimization, and for a while I

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the

problem, because the \_spinlock\_ will be fine (the cache coherency still means

that the spinlock itself works fine - it's just that it no longer works reliably as

the window is probably very very small, and you have to be unlucky to hit it.

**It does NOT WORK!** 

had this in the kernel. It crashed. In random ways.

Faster CPU's, different compilers, whatever.

on't hit it (Netware 4/5 uses this method but it's spinlocks of this and the code is writtne to handle it. The most obvious behavior was that cache inconsistencies would occur randomly. lock to signal that the piplines are no longer invalid and the buffers blown out.

n the behavior Linus describes on a hardware analyzer, BUT N SYSTEMS THAT WERE PPRO AND ABOVE. I guess the BSD ist still be on older Pentium hardware and that's why they don't can bite in some cases.

yn, an Architect in an IA32 development group at Intel, also replied to nting out a possible misconception in his proposed exploit. Regarding inus posted, Erich replied:

ays return 0. You don't need "spin\_unlock()" to be serializing.

hing you need is to make sure there is a store in "spin\_unlock()", s kind of true by the fact that you're changing something to be observable on other processors. spin\_lock()
a = 1;
mb();
a = 0;
mb();
b = a;
spin\_unlock();
return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into "b" and return it. So if we EVER returned anything else, the spinlock would obviously be completely broken, wouldn't you say?

> I'm 1 with the proposed optimization. I doubt you but hey, add another access to another variable accessed through another spinlock (to get cacheects), and I suspect you can make it happen even e above.

> ite legally is that your new "spin\_unlock()" isnot is very little effective ordering between the two



sor Family Developers

ory Accoss Ordering "to

" to the

ation

ind by

strong otten

locked

spin\_unlock();



20Nov1999-7Dec1999 (143 posts) Archive Link: "spin\_unlock optimization(i386)" Topics: BSD: FreeBSD, SMP People: Linus Torvalds, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo

Manfred Spraul thought he'd found a way to shave spin unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speedup in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

### It does NOT WORK!

Let the FreBSD people use it, and let them get faster timings. They will crash, eventually.

The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.

The issue is not writes being warn you NOT to assume case in the long run).

The issue is that you \_have sure that the processor do

For example, with a simpl happened inside the critic stale value for any of the spinlock.

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the \_spinlock\_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

spin\_lock() mb(); a = 0; mb(); b = a;spin\_unlock(); return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into e, the spinlock would

I have seen the behavior Linus describes on a hardware analyzer, BUT ONLY ON From the Pe SYSTEMS THAT WERE PPRO AND only enhanc **ABOVE.** I guess the BSD people must still be processor i on older Pentium hardware and that's why speculative they don't know this can bite in some cases.

mization. I doubt you s to another variable pinlock (to get cachemake it happen even

"spin\_unlock()" isnot ing between the two

Y

' to the

tion

ind by

strong otten

locked

S

'ta

### writes. Memory re (cache miss) and

are 4/5 uses this method but it's spinlocks ode is writtne to handle it. The most obvious at cache inconsistencies would occur randomly. hat the piplines are no longer invalid and the buffers

Linus describes on a hardware analyzer, BUT IAT WERE PPRO AND ABOVE. I guess the BSD der Pentium hardware and that's why they don't e cases.

in an IA32 development group at Intel, also replied to ble misconception in his proposed exploit. Regarding inus posted, Erich replied:

ays return 0. You don't need "spin\_unlock()" to be serializing.

**Ouest-France** 

hing you need is to make sure there is a store in "spin unlock()", s kind of true by the fact that you're changing something to be observable on other processors.

for speculative reads and sto

A Pentium is a in-order ma

wrt reads etc. So on a Pentio

20Nov1999-7Dec1999 (143 posts) Archive Link: "<u>spin\_unlock\_optimization(i386)</u>" Topics: <u>BSD: FreeBSD, SMP</u> People: <u>Linus Torvalds, Jeff V. Merkey, Erich Bolevn, Manfred Spraul, Peter Samuelson, Ingo</u>

People: <u>Linus Torvalds, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo</u> <u>Molnar</u> Manfred Spraul thought he'd found a way to shave spin\_unlock() down from about

22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speedup in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying: Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the \_spinlock\_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

spin\_lock()
a = 1;
mb();
a = 0;
mb();
b = a;
spin\_unlock();
return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into



20Nov1999-7Dec1999 (143 posts) Archive Link: "<u>spin\_unlock\_optimization(i386)</u>" Topics: <u>BSD: FreeBSD, SMP</u> People: <u>Linus Torvalds Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo</u>

People: Linus Torvalds, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Jugo Molnar Manfred Spraul thought he'd found a way to shave spin\_unlock() down from about

22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speedup in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying: Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the \_spinlock\_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

spin\_lock()
a = 1;
mb();
a = 0;
mb();
b = a;
spin\_unlock();
return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into





## Power ISA 2.06 and ARM v7 ARM

*Key concept*: actions being performed.

A load by a processor (P1) is performed with respect to any processor (P2) when the value to be returned by the load can no longer be changed by a store by P2.

Used to compute dependencies and to define the semantics of barriers.



## Power ISA 2.06 and ARM v7 ARM

*Key concept*: actions being performed.

A load by a processor (P1) is performed with respect to any processor (P2) when the value to be returned by the load can no longer be changed by a store by P2.

Used to compute dependencies and to define the semantics of barriers.

The definition of performed refers to an hypothetical store by P2.

A memory model should define *if a particular execution is allowed*. It is awkward to make a definition that explicitly quantifies over all hypothetical variant executions.

## Power ISA

Key concept: act

A load by a processor (P no longer be

Used to compute

The definition o

A memory mod It is is awkward hypothetical var



See Alglave et al., PLDI, 2011.



ct to any e load can

ntics of barriers.

ore by P2.

n is allowed. Intifies over all

## A way out?

• Unambiguous

• Sound w.r.t. experience

• Consistent with what we know of vendor intentions

• Unambiguous

mathematical language

• Sound w.r.t. experience

• Consistent with what we know of vendor intentions

• Unambiguous

mathematical language

• Sound w.r.t. experience

rigourous testing of the model against the hardware

• Consistent with what we know of vendor intentions

• Unambiguous

mathematical language

• Sound w.r.t. experience

rigourous testing of the model against the hardware

• Consistent with what we know of vendor intentions

interaction with hardware developers

## Mathematical language

- Operational and/or axiomatic models
- About 1k LOS, beyond comfortable pencil-and-paper math
- Events, sets, relations, partial orders
- No interesting syntax, no binding, no need for fancy types (scarcely HO)

## Want reusable specifications!

## LEM: a DSL for discrete-math definitions



You write:

- definitions of types, functions, inductive relations
- with quantifiers, *set comprehensions*, and top-level type polymorphism (roughly intersection of HOL4, Isabelle/HOL, and Coq)

LEM gives you:

- type-checking of the definitions
- decent typesetting
- whitespace-preserved prover definitions in HOL4, Isabelle/HOL (&Coq?)
- OCaml code (ind.rel.?) (Haskell?)

## LEM: a DSL for discrete-math definitions



Example taken form the IBM POWER memory model

```
let write_reaching_coherence_point_action m s w =
  let writes_past_coherence_point' =
    s.writes_past_coherence_point union {w} in
  let coherence' = s.coherence union
    { (w,wother) | forall (wother IN (writes_not_past_coherence s)) |
      (not (wother = w)) && (wother.w_addr = w.w_addr) } in
    <| s with coherence = coherence';
      writes_past_coherence_point = writes_past_coherence_point' |>
  let sem_of_instruction i ist =
    match i with
    | Padd set rD rA rB -> op3regs Add set rD rA rB ist
    | Pandi rD rA simm -> op2regi And SetCR0 rD rA (intToV simm) ist
```

### OCami code (ma.rei.?) (Haskeii?)

			AGE		
	Profilerent Tealer Marine Mari				
			Plan States	Andrew Angeler Gesternen Marine Angeler Marine Ange	

## The ARM / IBM POWER memory model formalisation

1		1	72	22		 27	<u>,                                     </u>

## Executing the specifications



## Make the model accessible to programmers

Given a litmus test, compute the model-allowed executions:

- operational: search of abstract maching LTS
- axiomatic: enumerate all candidates, filter by axioms

DEMO [ppcmem]

## Testing the specifications



- 1. Systematically generate litmus tests out of the spec
- 2. Test them on real hardware and compare with the model

Test WRC



Thread 0	Thread 1	Thread 2
a: W[x]=1 rf	b: R[x]=1	d: R[y]=1
	c: W[y]=1	rf e: R[x]=0
	Test WRC	
PPC WRC "Rfe PodRW Rfe Cycle=Rfe PodR	PodRR Fre" W Rfe PodRR Fre	
PPC WRC "Rfe PodRW Rfe Cycle=Rfe PodR { 0:r2=x; 1:r2=x; 1:r4=y	PodRR Fre" W Rfe PodRR Fre	
PPC WRC "Rfe PodRW Rfe Cycle=Rfe PodR { 0:r2=x; 1:r2=x; 1:r4=y 2:r2=y; 2:r4=x	PodRR Fre" W Rfe PodRR Fre ; ;	
PPC WRC "Rfe PodRW Rfe Cycle=Rfe PodR { 0:r2=x; 1:r2=x; 1:r4=y 2:r2=y; 2:r4=x } P0	PodRR Fre" W Rfe PodRR Fre ; ; P1	P2
<pre>PPC WRC "Rfe PodRW Rfe Cycle=Rfe PodR { 0:r2=x; 1:r2=x; 1:r4=y 2:r2=y; 2:r4=x } P0 li r1,1</pre>	PodRR Fre" W Rfe PodRR Fre ; ; P1 lwz r1,0(r2)	P2 1wz r1,0(r2)

	- 33				
		Model	PowerG5	Power6	Power7
WRC	Allow	=	Ok, 44k/2.5G	Ok, 1.2M/13G	Ok, 25M/104C
WRC+data+addr	Allow	=	No, 0/3.3G	Ok, 705k/13G	Ok, 166k/1050
		1 1	Allow unseen		
WRC+syncs	Forbid	=	Ok, 0/3.3G	Ok, 0/17G	Ok, 0/1570
WRC+sync+addr	Forbid		Ok, 0/3.3G	Ok, 0/17G	Ok, 0/1570
WRC+lwsync+addr	Forbid	=	Ok, 0/3.3G	Ok, 0/17G	Ok, 0/1370
WRC+data+sync	Allow	=	No, 0/3.3G	Ok, 176k/13G	Ok, 75k/1050
			Allow unseen		
WRC+addr+ctrl	Allow	=	Ok, 43k/1.3G	Ok, 313k/4.3G	Ok, 4.5M/240
WRC+addr+ctrlisync	Allow	=	No, 0/2.1G	Ok, 402k/4.3G	Ok, 69k/250
		1 1	Allow unseen		
WRC+addr+isync	Allow	=	No, 0/2.1G	Ok, 403k/4.3G	Ok, 49k/250
			Allow unseen		

## Testing the specifications



- 1. Systematically generate litmus tests out of the spec
- 2. Test them on real hardware and compare with the model

WRC: Write to Read Causality

## Rigourous *testing* and *interaction with hardware architects* to validate the formalisation of the memory models

	li r1,1	lwz r1,0(r2)	lwz r1,0(r2)	WRC+addr+ctrlisync	Allow	=	No, 0/2.1G	Ok, 402k/4.3G	Ok, 69k/25G
	stw r1,0(r2)	li r3,1 stw r3,0(r4)	lwz r3,0(r4)			1 1	Allow unseen		
exists	exists	1=1 /\ 2.53=0)		WRC+addr+isync	Allow	=	No, 0/2.1G	Ok, 403k/4.3G	Ok, 49k/25G
(1:1=1 / \ 2:11		-1 /( 2.1.5-0)					Allow unseen	i la d	

## These are abstract machines

A tool to specify exactly and only the programmer-visible behaviour, not a description of the implementation internals.







- 1. Formalisation of hardware memory models
- 2. Design and formalisation of programming languages
- 3. Compiler and optimisations: proof and/or validation



- 1. Formalisation of hardware memory models
- 2. Design and formalisation of programming languages
- 3. Compiler and optimisations: proof and/or validation

# The simplest memory model sequential consistency



## Sequential consistency

...the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program...

Lamport, 1979.




### Compilers, programmers & sequential





### Compilers, programmers & sequential







Simple and intuitive programming model

### Compilers, programmers & sequential







Simple and intuitive programming model

#### A Case for an SC-Preserving Compiler

Daniel Marino<sup>†</sup> Abhayendra Singh<sup>\*</sup> <sup>†</sup>University of California, Los Angeles

Todd Millstein<sup>†</sup> Madanlal Musuvathi<sup>‡</sup> \*University of Michigan, Ann Arbor <sup>‡</sup>Microse

uvathi<sup>‡</sup> Satish Narayanasamy\*
 <sup>‡</sup>Microsoft Research, Redmond

An SC-preserving compiler, obtained by restricting the optimization phases in LLVM, a state-of-the-art C/C++ compiler, incurs an average slowdown of 3.8% and a maximum slowdown of 34% on a set of 30 programs from the SPLASH-2, PARSEC, and SPEC CINT2006 benchmark suites.



#### A Case for an SC-Preserving Compiler

Daniel Marino<sup>†</sup> Abhayendra Singh<sup>\*</sup>

<sup>†</sup>University of California, Los Angeles

Todd Millstein<sup>†</sup> Madanlal Musuvathi<sup>‡</sup> \*University of Michigan, Ann Arbor <sup>‡</sup>Micros

suvathi<sup>‡</sup> Satish Narayanasamy\*

<sup>‡</sup>Microsoft Research, Redmond

An SC-preserving compiler, obtained by restricting the optimization phases in LLVM, a state-of-the-art C/C++ compiler, incurs an average slowdown of 3.8% and a maximum slowdown of 34% on a set of 30 programs from the SPLASH-2, PARSEC, and SPEC CINT2006 benchmark suites.

This study assumes that the hardware is SC: these numbers are optimistic lower bounds.



# The layman solution forbid data-races

Wednesday 5 August 15

### Data-race freedom

Our examples again:

Thread 0	Thread 1
*y = 1	if *x == 1
*x = 1	then print *y

- the problematic transformations
   Observable behaviour: 0
   (e.g. swapping the two writes in thread 0) do not change the meaning of single-threaded programs
- the problematic transformations are *detectable* only by code that allows *two threads to access the same data simultaneously in conflicting ways* (e.g. one thread writes the datas read by the other).

### Data-race freedom

Thread 0	Thread 1
<u>+</u> 1	; <b>f</b> + 1

#### ...intuition...

Programming languages provide synchronisation mechanisms

if these are used (and implemented) correctly, we might avoid the issues above...

conflicting ways (e.g. one thread writes the datas read by the other).

The	basic	solution	

Prohibit data races

Thread 0	Thread 1
*y = 1	if *x == 1
*x = 1	then print *y

Observable behaviour: 0

Defined as follows:

- two memory operations **conflict** if they access the same memory location and at least one is a store operation;
- a **SC execution** (interleaving) **contains a data race** if two conflicting operations corresponding to different threads are adjacent (maybe executed concurrently).

*Example*: a data race in the example above:

$$W_{t_1} y=1, W_{t_1} x=1, R_{t_2} x=1, R_{t_2} y=1, P_{t_2} 1$$

ine basic solution	Thread 0	Thread 1
	*y = 1	if *x == 1
Prohibit data races	*x = 1	then print *y

Observable behaviour: 0

Defined as follows:

The definition of data race quantifies *only* over the sequential consistent executions

executed concurrently).

*Example*: a data race in the example above:

 $\mathsf{W}_{t_1} \, y{=}1, \mathsf{W}_{t_1} \, x{=}1, \mathsf{R}_{t_2} \, x{=}1, \mathsf{R}_{t_2} \, y{=}1, \mathsf{P}_{t_2} \, 1$ 

### How do we avoid data races? (high-level languages)

#### Locks

No lock(I) can appear in the interleaving unless prior lock(I) and unlock(I) calls from other threads balance.

#### Atomic variables

Allow concurrent access "exempt" from data races (called volatile in Java).

Thread 0	Thread 1
<pre>*y = 1 lock(); *x = 1 unlock();</pre>	<pre>lock(); tmp = *x; unlock(); if tmp = 1 then print *v</pre>

Example:

### How do we avoid data races? (high-level languages)

Thread 0	Thread 1
<pre>*y = 1 lock();</pre>	<pre>lock(); tmp = *x;</pre>
*x = 1	<pre>unlock(); if tmp = 1</pre>
	then print *y

This program is data-race free:

\*y = 1; lock();\*x = 1;unlock(); lock();tmp = \*x;unlock(); if tmp=1 then print \*y
\*y = 1; lock(); tmp = \*x; unlock(); lock(); \*x = 1; unlock(); if tmp=1
\*y = 1; lock(); tmp = \*x; unlock(); if tmp=1; lock(); \*x = 1; unlock();
lock();tmp = \*x;unlock(); \*y = 1; lock(); \*x = 1; unlock(); if tmp=1
lock(); tmp = \*x; unlock(); if tmp=1; \*y = 1; lock(); \*x = 1; unlock();
lock();tmp = \*x;unlock(); \*y = 1; if tmp=1; lock(); \*x = 1; unlock();

### How do we avoid data races? (high-level languages)

- •lock(), unlock() are opaque for the compiler: viewed as potentially modifying any location, memory operations cannot be moved past them
- •lock(), unlock() contain "sufficient fences" to prevent hardware reordering across them and global orderering

\*y = 1; lock();\*x = 1;unlock(); lock();tmp = \*x;unlock(); if tmp=1 then print \*y
\*y = 1; lock(); tmp = \*x; unlock(); lock(); \*x = 1; unlock(); if tmp=1
\*y = 1; lock(); tmp = \*x; unlock(); if tmp=1; lock(); \*x = 1; unlock();
lock();tmp = \*x;unlock(); \*y = 1; lock(); \*x = 1; unlock(); if tmp=1
lock(); tmp = \*x; unlock(); if tmp=1; \*y = 1; lock(); \*x = 1; unlock();
lock();tmp = \*x;unlock(); \*y = 1; if tmp=1; lock(); \*x = 1; unlock();

#### 

• lock(), unlock() contain "sufficient fences" to prevent hardware reordering across them and global orderering

# Validity of compiler optimisations,



\* Optimisations legal only on adjacent statements.

# Validity of compiler optimisations,



### Compilers, programmers & data-race





### Compilers, programmers & data-race





### Compilers, programmers & data-race







Intuitive programming model (but detecting races is tricky!)

# Another example of DRF program

*Exercise*: is this program DRF?

Thread 0	Thread 1
if *x == 1	if *y == 1
then $*y = 1$	then $*x = 1$

# Another example of DRF program

*Exercise*: is this program DRF?

Thread 0	Thread 1
if *x == 1	if *y == 1
then $*y = 1$	then $*x = 1$

Answer: yes!

The writes cannot be executed in any SC execution, so they cannot participate in a data race.

# Another example of DRF program

*Exercise*: is this program DRF?

#### Data-race freedom is not the ultimate panacea

- the absence of data-races is hard to verify / test (undecidable)
- imagine *debugging*...

my program ended with a *wrong* result: my program has a bug OR it has a data-race

my program ended with a *correct* result: my program is correct OR it has a data-race

And the standard and the second and the second at the second at

basilican basilican basis ball of contactor of a second three the basis of contactor of the double-reced second instrument of the d

bate

bate (bit), s. f. (From ABATE.) To lesses by retrenching, deforting, or reducing; abate, hence, to lower, moderate, deforting, or reducing; abate, hence, to lower, moderate, etc.; as, to bate one's breath — s. f. To waste away. Shake the s. is a state of the side or des side.] To beat the wings with impatience; — said of the isloon, hawk, etc. wings with impatience; — said of the isloon, hawk, etc. bate, n. A bath, originally of dung, used by tanners after impatience; — said of the isloon, hawk, etc. bates, n. A bath, originally of dung, used by tanners after impatience; — said of the isloon, hawk, etc. bates, to remove the line and soften the bids. To beat the side, if AS. Mil.] Chiefty Canada de Lewsienan. A boat; enc. a flat-bottomed boat with tapering ends. A boat; enc. a flat-bottomed boat with tapering ends. A boat; enc. a flat-bottomed boat with tapering ends. A boat is ends of the Atlantic, and a called ends of the tables, as a peculiar pediculate fash (Opcocephoids of Chiefty Canada et Lewsienan at a stelled.) To capture and (Dastaldepteras voltans) of the Atlantic, and a called ends of the the dudy of the tables, as a peculiar pediculate fash (Opcocephoids at Chiefty Chand), s. f. (From Bart a stick.) To capture are the said of the tables, as a peculiar been toward a licht, where they are called on the the dudy of the tables, the dudy of the state of subict at a table body, or part of the fasher. A state of both of subict the body, or part of the fasher. A state of being corrested with a sweat. Shake 5. A place of the merians bathe, as weat. Shake 6. A place of the subic state is which to bathe. To bathing a switch objects are indicated as weat. Shake 6. A place of the fasher dudy as sweat. Shake 6. A place of the subicities of antionity, as the Matha sweat a state of being correst with a flat, as sweat. Shake 6. A place of the subicities of antionity, as the Matha as weat. Shake 6. A place of the subicities of antionity, as the Matha as weat. Shake 6. A place of the subicities at forms at the mouth o

batter of the second sec

of a wall, usually with a diminishing thickness. bat'iter, n. One who wields a bat; a batsman. bat'iter.img-ram', n. Mil. An engine of antiquity usually consisting of a huge iron-tipped beam mounted or hung so as to be used to beat down walls. bat'iter.y (blif'er.D), n.; pl. -TER-IES (-I2). (F. batterie, fr. battre to beat.] I. Act of battering or beating. 2. Apparatus used in battering. 3. A number of similar machines, devices or ar-

#### Defining programming language memory models



Ein, chaothe, chen, Add, decount, Arm, aut, sold; öve, bijte (27), övent, önd, sildnt, makör; ice, il, chartey: sid, ster, ach, ödd, akt, comaet; iööd, iööt; out, oli; cube, unite, urn, up, circuis, menti

hat'led (båt'l), n. Oxford Univ., Eng. College accounts for provisions from the kitchen and buttery; also, loosely,

chair; go; sing; then, thin; nature, verdure (118); x = ch in G. ich, ach; bon; yet; zh = z in azure. Numbers refer to [] in Guide to Pronunciation. Explanations of Abbreviations, etc., precede Vocabulary. | Foreign Word.

\*

BA

300 8

# Don't. No concurrency.

Implemented by highly-successful programming languages (**OCaml**) *Poor match for current trends* 

# Don't. No shared memory

A good match for some problems (see Erlang, MPI, ...)

# Don't.

# But language ensures data-race freedom

Possible:

- syntactically ensuring data accesses protected by associated locks
- fancy effect type systems (don't miss Pottier's lecture on Friday)

Not suitable for general purpose programming.

# Don't.

# Leave it (sort of) up to the hardware

Example:

**MLton**, a high performance ML-to-x86 compiler with concurrency extensions

Accesses to ML refs exhibit the underlying x86-TSO behaviour (atomicity is guaranteed though)

### Do.

# Use data race freedom as a definition

- 1. Programs that race-free have only sequentially consistent behaviours
- 2. Programs that have a race in some execution can behave in any way

Sarita Adve & Mark Hill, 1990



### Do.

# Use data race freedom as a definition

Pro:

- simple

- strong guarantees for most code
- allows lots of freedom for compiler and hardware optimisations

Cons:

- undecidable premise
- can't write racy programs (escape mechanisms?)

#### Ada 83

[ANSI-STD-1815A-1983, 9.11] For the actions performed by a program that uses shared variables, the following assumptions can always be made:

- If between two synchronization points in a task, this task reads a shared variable whose type is a scalar or access type, then the variable is not updated by any other task at any time between these two points.
- If between two synchronization points in a task, this task updates a shared variable whose task type is a scalar or access type, then the variable is neither read nor updated by any other task at any time between these two points.

The execution of the program is erroneous if any of these assumptions is violated.

#### **Posix Threads Specification**

[IEEE 1003.1-2008, Base Definitions 4.11] Applications shall ensure that access to any memory location by more than one thread of control (threads or processes) is restricted such that no thread of control can read or modify a memory location while another thread of control may be modifying it.

### C++ 2011 / C1x

[C++ 2011 FDIS (WG21/N3290) 1.10p21] The execution of a program contains a *data* race if it contains two conflicting actions in different threads, at least one of which is not atomic, and neither happens before the other. Any such data race results in undefined behavior.

### C++ 2011 / C1x

[C++ 2011 FDIS (WG21/N3290) 1.10p21] The execution of a program contains a *data* race if it contains two conflicting actions in different threads, at least one of which is not atomic, and neither happens before the other. Any such data race results in undefined behavior.

#### How to use C/C++ to implement low-level system code?

# Escape lanes for expert programmers

N.

# Low-level atomics in C11/C++11

```
std::atomic<int> flag0(0),flag1(0),turn(0);
void lock(unsigned index) {
    if (0 == index) {
                                                       Atomic variable declaration
        flag0.store(1, std::memory_order_relaxed);
        turn.exchange(1, std::memory_order_acq_rel);
       while (flag1.load(std::memory_order_acquire) .
           && 1 == turn.load(std::memory_order_relaxed))
            std::this_thread::yield();
    } else {
        flag1.store(1, std::memory_order_relaxed);
                                                                 New syntax
        turn.exchange(0, std::memory_order_acq_rel);
                                                                 for memory accesses
        while (flag0.load(std::memory_order_acquire)
           && 0 == turn.load(std::memory_order_relaxed))
            std::this_thread::yield();
    }
}
                                                                 Qualifier
void unlock(unsigned index) {
    if (0 == index) {
        flag0.store(0, std::memory_order_release);
    } else {
        flag1.store(0, std::memory_order_release);
    ł
```

### The qualifiers

MO\_SEQ\_CST

MO\_RELEASE / MO\_ACQUIRE

MO\_RELEASE / MO\_CONSUME

MO RELAXED










#### LESS RELAXED



#### LESS RELAXED



# MO\_SEQ\_CST

The compiler must ensure that MO\_SEQ\_CST accesses have sequentially consistent semantics.

Thread 0	Thread 1		
x.store(1,MO_SEQ_CST)	y.store(1,MO_SEQ_CST)		
$r1 = y.load(MO_SEQ_CST)$	$r2 = x.load(MO_SEQ_CST)$		

The program above cannot end with r1 = r2 = 0.

Sample compilation on x86:Sample compilation on Power:store: MOV; MFENCEstore: HWSYNC; STload: MOVload: HWSYNC; LD; CMP; BC; ISYNC

# MO\_RELAXED

MO\_RELAXED accesses can be reordered by compiler/hardware

Thread 0	Thread 1		
x.store(1,MO_RELAXED)	y.store(1,MO_RELAXED)		
$r1 = y.load(MO_RELAXED)$	$r2 = x.load(MO_RELAXED)$		

The program above **can** end with r1 = r2 = 0.

Sample compilation on x86:Sample compilation on Power:store: MOVstore: STload: MOVload: LD

# MO\_RELEASE / MO\_ACQUIRE

Supports a fast implementation of the message passing idiom:

Thread 0	Thread 1		
<pre>x.store(1,MO_RELAXED)</pre>	<pre>r1 = y.load(MO_ACQUIRE)</pre>		
y.store(1,MO_RELEASE)	$r2 = x.load(MO_RELAXED)$		

The program above cannot end with r1 = 1 and r2 = 0.

Accesses to the data structure can be reordered/optimised (MO\_RELAXED).

Sample compilation on x86:Sample compilation on Power:store: MOVstore: LWSYNC; STload: MOVload: LD; CMP; BC; ISYNC

# MO\_RELEASE / MO\_CONSUME

Supports a fast implementation of the message passing idiom on Power:

Thread 0	Thread 1		
<pre>x.store(1,MO_RELAXED)</pre>	$r1 = y.load(x, MO_CONSUME)$		
y.store(&x,MO_RELEASE)	$r2 = (*r1).load(MO_RELAXED)$		

The program above cannot end with r1 = 1 and r2 = 0.

The two loads have an address dependency, Power won't reorder them.

Sample compilation on x86: Sample compilation on Power:

store: MOV load: MOV

store: LWSYNC; ST load: LD

				M CHASSES
	Sector 1 - 100 A # 1000			
alteration			and a standard strategy in the space of the state of the strategy and all the strategy and all strategy in the strategy and the the str	
are-land +	Same prosent and the rest of the set	Autore tuberas atrulted i subal i tuberiurera	The second	1005)
	Metalatet av salet av salet av		and a second	100 U
4,84+548.67	hadron allow an	Automatica St.	3 mouth mouth man 2 mouth man 2 mouth mo	
het.	thereasting an advertigation and the second second	Bit is a state of the state of	The second difference , and the second ,	Contraction of the second
alectrochester.	nitriumation a constraint an observe a	Sec. 6. Billion A., Billion M., 5 and Addition A. (B)		A 15
	Number of Control of C			
Approaches a service service of a stronge service of	summand of saterbytes or halod o	where a provide state that have not approximately a financial and an approximately some dependence and approximately and a provide state of the stat	Infrastructure and a statement of the st	
Automatic and a	Number of Street		Contraction of the	
Concernance of the second seco	Concern 1, Manager 1, March 1	Automatica, Algorithm, Algorithm, and a statistical constraints, p. a. Automatical constraints and a statistical constraints, p. a.	and an and a second sec	
CALCULATION CONTRACTOR	Name of the second seco	(b + d) = (b + d) = (b + d) = (b + d		
Received .	State Autopate -	(b), a SPERICH, a SPERICH, a ver-	All approximate and address of a first track from the approximate address approximate address of the	
and the second sec	(Million and Million and Line (Million and Line)		extract 100 uses out of units when these basis to be appendixed with a protect of all the appendix out of protects with the other	
	<sup>14</sup> different tol concine beau at cosine bross. <sup>15</sup> Control of Weighter colling and and	Equiversions and a second second second second second second and second and second sec	International Association and the company of the second se	
entryments and a technical and i must and	1201-1204-6			
Catalog and a	Surveyor Fr	and solves a strength of	The Data for Ministration for the Control of	
attaction_prior 1-and 1	hand at boundaries at their Machinest	C - Address and the states from the data one of the		
- intraction of the second sec	higher ++	Descriptions of the Casher ( ) asher ( )	F. (2) and a statement of all others (2) = 42 (20) (2) and	
anter-producted and -	hour comparie a d'	P - Hann performance - 1) Baution and a factor of the trans-	14 × 42 × 154 × 166 × 5 × 161	
and the second s	(hants visites d	C - shaping and a sector sector ( 7)		
+ Post -	A NEW PARTY &	Construction of second states	Shart n The second se	
and the state of a particular state of the	Surger at (environment of the Heaters)	<ul> <li>Provide a strategie of the strategie of the strategie of the strategies of the strategies</li></ul>	4 AMERICAN AND AND AND AND AND AND AND AND AND A	
184-			The state of the second s	
A Massian Barbar	B.Mar	· monorable and monorable at	(static memory)	
withheader a cart of	Anne	the a distance of the second sec	1 feet	
		Bullion and Bullion and Summingation for Supervised Dist	and the second s	
has place placed and	A STATE OF	I familiate th		

The C11/C++11 memory model formalisation [demo]

And and add a	Annual store and other second table 1		* We calculate contract press against a series from the political set in political and the political set.
	Conserve a planta survey of the data starting of the Conserve and Conserve and Conserve and Approximate ( Conserve) and Approximately ( Conserve) and Conserve and Conserve and Conserve and Conserve And Conserve and Conserve and Conserve and Conserve and Conserve And Conserve and Conserve and Conserve and Conserve and Conserve And Conserve and Conserve and Conserve and Conserve and Conserve And Conserve and Conserve and Conserve and Conserve and Conserve and Conserve And Conserve and Conserve and Conserve and Conserve and Conserve and Conserve and Conserve And Conserve and Conserve and Conserve and Conserve and Conserve and Conserve and Conserve And Conserve and Conserve And Conserve and Conserve a	analogi na dina di agri caldari i caldi na incana dagana difan i - andogi na Timmana dina	
Kouj	Dia ferdaleri al dellari dellari della del	Repairing John 1: WHITER 1: Received as you for the control of the	W solid section of the Polis - information of all administrations to their trades and section of a section of all administrations will all advectory over desentery methods and section of all advectory over desentery methods and section advectory advectory over desentery methods and section advectory over desentery ov
Statistic (Lost (-) - Statistic (-) - (-) - Statistic (-) - Stati	de dender (; apos d'aler et de	Amartino - Amartino - Si Denaid er Sank er Sank ett	<ul> <li>control and/order after investment approximate after approximate after approximate and approximate after approximate approximate after approximate approximate after approximate approximate after approximate ap</li></ul>
	Party in a film of film and (an algorithm) Handle of the second s	International Academic Section (Control	Internet control and a model in the second durate in the second durate in the second durate to the second durate t
nimani (Acceleration acceleration) nimani (Acceleration acceleration) nimani (Acceleration acceleration) nimani (Acceleration) nimani (Acceleration) nimani (Acceleration)	Constant and a second sec		encapacitane i encapacitane i E.O.B. (e 1 Companyation et cluster
$\begin{array}{l} \dim_{\mathcal{H}}(u_{1}) = \left\{ \begin{array}{l} \dim_{\mathcal{H}}(u_{1}) = u_{1} \\ \dim_{\mathcal{H}}(u_$		sectore and the invalue of a resolution of the invalue of a resolution of the invalue of a sectore of a	Encoder + Encoder + Encl     Sec 10 - encoder + Encl
and the second s	recipient de la construction de		As wear' artists (study to the property links additional protocold with data dependings with independence if such tables in the a s
annaich a s ann a na Dhuann a sa - B i a - B	W 1 meaning stress (instance=0 <sup>-1</sup> - W(0.0)) → 1 (           W 3 meaning stress on (instance (from the form))           W 3 meaning stress on (instance (from the form))           W 3 meaning stress on (instance (from the form))           W 3 meaning stress on (instance (from the form))           W 4 meaning stress on (instance (from the form))           P 4 meaning stress on (instance (from the form))           P 4 meaning stress on (instance (from the form))           P 4 meaning stress on (instance (from the form))           P 4 meaning stress (from the form) of the meaning (from the form)           P 4 meaning stress (from the form) of the meaning (from the form))           P 4 meaning stress (from the form) of the meaning (from the form))           P 4 meaning stress (from the form) of the meaning (from the form))           P 4 meaning stress (from the form) of the meaning (from the form))           P 4 meaning stress (from the form) of the meaning in the stress (from the form))           P 4 meaning stress (from the form) of the meaning in the stress (from the form))           P 4 meaning stress (from the form) of the meaning in the stress (from the form))           P 4 meaning stress (from the form) of the meaning in the stress (from the form))           P 4 meaning stress (from the form))      <		<ul> <li>When register - these approximate allows (local to take out approximate factor approximate allowing and house and these provides that approximate allows and house and the approximate allowing approximate allowing and the approximate allowing approximate allowing and the approximate allowing approximate allowing approximate allowing approximate allowing approximate allowing approximate allowing approximate</li></ul>
antoniului a - Anne a d'Atomicioni contra - Piccol		In well and the first of the second s	If we deal bases before a monotone concentration account of the approximation of the appro
and a second sec		$\label{eq:second} \begin{array}{l} \text{Subscript}_{n} = \int_{0}^{10} \left( \frac{1}{2} $	A second set (a 'second set (a 's
and a difference of the second s			Transmission and a final final final final sector measured after additional activations of the data formula control dynamics of (1) is formulated and the final final final final final final final final final sector data for the data final f
the state of the second state of			



# Enough about formalising... ...what about reasoning?





- 1. Formalisation of hardware memory models
- 2. Design and formalisation of programming languages
- 3. Compilers and optimisations: proof and/or validation



- 1. Formalisation of hardware memory models
- 2. Design and formalisation of programming languages
- 3. Compilers and optimisations: proof and/or validation

# CompCertTSO



*Idea*: the programming language *faithfully* mimics the processor model.



The C-TSO programming language: a C-like language with a TSO semantics for memory accesses.



A semantic preserving compiler CompCertTSO building on CompCert 1.5



Intel processors implement the x86-TSO MM

# CompCertTSO



CompCert 1.5 proves that all behaviours of the source program are behaviours of the compiled program (building simulation relations).

The converse follows from determinacy of the semantics.

Problem: in CompCertTSO the semantics is not deterministic...





		Semantic engineering		
lo	Want: w Have: Le 1. replac 2. port L	ClightTSO small-step semantics has about 90 reduction rules How to formalise programming language definitions?		
	• tedic 3. Turn p		roof) lations	
	4. Turn p	er-thread upward simulations to whole-system upward simu	ulations	
	5. Compose the whole system $\iota$ <i>If</i> R <i>is a threadwise downward simulation from</i> S <i>to</i> T <i>recep- tive, and</i> T <i>is determinate, then there is a threat upward simulation that contains</i> R.			

# The Ott tool

Complement to LEM, specialised for formalising programming language definitions and semantics.



# The Ott tool

Complement to LEM, specialised for formalising programming language definitions and semantics.









[POPL 2011]



# CompCertTSO + fence optimisations



# Example of fence elimination in action



# Example of fence elimination in action



Proof of correctness requires a

#### novel bisimulation-based proof technique

(need to guess if "in the future" a fence instruction will be executed).





# What about C11?

4

```
int a = 1;
int b = 0;
```

#### Thread 1

#### Thread 2

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
      return NULL;
    for (b=0; b>=26; ++b)
      ;
}
```

# Can you guess the output?

```
int a = 1;
int b = 0;
```

#### Thread 1

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
      return NULL;
    for (b=0; b>=26; ++b)
      ;
}
```

```
b = 42;
printf("%d\n", b);
```

```
int a = 1;
int b = 0;
```

#### Thread 1

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
        return NULL;
    for (b=0; b>=26; ++b)
      ;
}
```

```
b = 42;
printf("%d\n", b);
```

```
int a = 1;
int b = 0;
```

#### Thread 1

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
       return NULL;
    for (b=0; b>=26; ++b)
      ;
}
```

## Thread 2

b = 42;
printf("%d\n", b);

```
int a = 1;
int b = 0;
```

#### Thread 1

int s;
for (s=0; s!=4; s++) {
 if (a==1)
 return NULL;
 for (b=0; b>=26; ++b)
 ;
}

```
int a = 1;
int b = 0;
```

#### Thread 1

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
        return NULL;
    for (b=0; b>=26; ++b)
      ;
}
```

```
b = 42;
printf("%d\n", b);
```

#### Thread 1

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
        return NULL;
    for (b=0; b>=26; ++b)
      ;
}
```

```
int a = 1;
int b = 0;
```

#### Thread 1

#### Thread 2

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
        return NULL;
    for (b=0; b>=26; ++b)
      ;
}
```

Thread 1 returns without modifying b

```
int a = 1;
int b = 0;
```

#### Thread 1

```
int a = 1;
int b = 0;
```

#### Thread 1

```
b = 42;
int s;
for (s=0; s!=4; s++) {
                                   printf("%d\n", b);
  if (a==1)
    return NULL;
  for (b=0; b>=26; ++b)
    9
}
            Thread 1 returns without modifying b
     Thread 2 is not affected by Thread 1 and vice-versa
          C11 states that this program must print 42
```

```
int a = 1;
int b = 0;
```

#### Thread 1

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
      return NULL;
    for (b=0; b>=26; ++b)
      ;
}
```

```
b = 42;
printf("%d\n", b);
```

```
int a = 1;
int b = 0;
```

```
Thread 2
```

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
       return NULL;
    for (b=0; b>=26; ++b)
      ;
}
```

```
b = 42;
printf("%d\n", b);
```

```
int a = 1;
int b = 0;
```

#### Thread 1

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
       return NULL;
    for (b=0; b>=26; ++b)
    ;
}
```

## Thread 2



...sometimes we get 0 on the screen
```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
        return NULL;
    for (b=0; b>=26; ++b)
      ;
}
```

```
movl a(%rip), %eax  # load a into eax
movl b(%rip), %ebx  # load b into ebx
testl %eax, %eax  # if a==1
jne .L2  # jump to .L2
movl $0, b(%rip)
ret
.L2:
movl %ebx, b(%rip)  # store ebx into b
xorl %eax, %eax  # store 0 into eax
ret  # return
```

The outer loop can be (and is) optimised away

MOVL	a(%rip), %eax	# load a into eax
movl	b(%rip), %ebx	<pre># load b into ebx</pre>
testl	%eax, %eax	# if a==1
jne	.L2	<pre># jump to .L2</pre>
movl	\$0, b(%rip)	
ret		
.L2:		
movl	%ebx, b(%rip)	<pre># store ebx into b</pre>
xorl	%eax, %eax	<pre># store 0 into eax</pre>
ret		# return

movl	a(%rip), %eax	<pre># load a into eax</pre>
movl	b(%rip), %ebx	<pre># load b into ebx</pre>
testl	%eax, %eax	# if a==1
jne	.L2	# jump to .L2
movl	\$0, b(%rip)	
ret		
.L2:		
movl	%ebx, b(%rip)	<pre># store ebx into b</pre>
xorl	%eax, %eax	<pre># store 0 into eax</pre>
ret		# return

movl	a(%rip), %eax	<pre># load a into eax</pre>
movl	b(%rip), %ebx	<pre># load b into ebx</pre>
testl	%eax, %eax	# if a==1
jne	.L2	<pre># jump to .L2</pre>
movl	\$0, b(%rip)	
ret		
.L2:		
movl	%ebx, b(%rip)	<pre># store ebx into b</pre>
xorl	%eax, %eax	<pre># store 0 into eax</pre>
ret		# return

```
movl a(%rip), %eax # load a into eax
movl b(%rip), %ebx # load b into ebx
testl %eax, %eax # if a==1
jne .L2 # jump to .L2
movl $0, b(%rip)
ret
.L2:
movl %ebx, b(%rip) # store ebx into b
xorl %eax, %eax # store 0 into eax
ret # return
```

movl	a(%rip), %eax	<pre># load a into eax</pre>
movl	b(%rip), %ebx	<pre># load b into ebx</pre>
testl	%eax, %eax	# if a==1
jne	.L2	# jump to .L2
movl	\$0, b(%rip)	
ret		
L2:		
movl	%ebx, b(%rip)	<pre># store ebx into b</pre>
xorl	%eax, %eax	<pre># store 0 into eax</pre>
ret		# return

```
movl a(%rip), %eax # load a into eax
movl b(%rip), %ebx # load b into ebx
testl %eax, %eax # if a==1
jne .L2 # jump to .L2
movl $0, b(%rip)
ret
.L2:
movl %ebx, b(%rip) # store ebx into b
xorl %eax, %eax # store 0 into eax
ret # return
```

The compiled code saves and restores **b** Correct result in a sequential setting

movl	a(%rip), %eax	<pre># load a into eax</pre>
movl	b(%rip), %ebx	<pre># load b into ebx</pre>
testl	%eax, %eax	# if a==1
jne	.L2	# jump to .L2
movl	\$0, b(%rip)	
ret		
.L2:		
movl	%ebx, b(%rip)	<pre># store ebx into b</pre>
xorl	<pre>%eax, %eax</pre>	<pre># store 0 into eax</pre>
ret		# return

```
int a = 1;
int b = 0;
```

# Thread 1

movl a(%rip),%eax movl b(%rip),%ebx testl %eax, %eax jne .L2 movl \$0, b(%rip) ret .L2: movl %ebx, b(%rip) xorl %eax, %eax ret

# Thread 2

b = 42;
printf("%d\n", b);

```
int a = 1;
int b = 0;
```

# Thread 1

movl	a(%rip),%eax
movl	b(%rip),%ebx
testl	%eax, %eax
jne	.L2
movl	\$0, b(%rip)
ret	
L2:	
movl	%ebx, b(%rip)
xorl	%eax, %eax
ret	

# Thread 2

b = 42;
printf("%d\n", b);

- Read a (1) into eax

```
int a = 1;
int b = 0;
```

# Thread 1

movl	a(%rip),%eax
movl	b(%rip),%ebx
testl	%eax, %eax
jne	.L2
movl	\$0, b(%rip)
ret	
L2:	
movl	%ebx, b(%rip)
xorl	%eax, %eax
ret	

# Thread 2

b = 42;
printf("%d\n", b);

- Read a (1) into eax
- Read b (0) into ebx

```
int a = 1;
int b = 0;
```

# Thread 1

movl a(%rip),%eax movl b(%rip),%ebx testl %eax, %eax jne .L2 movl \$0, b(%rip) ret .L2: movl %ebx, b(%rip) xorl %eax, %eax ret

- Read a (1) into eax
- Read b (0) into ebx
- Store 42 into b

```
int a = 1;
int b = 0;
```

# Thread 1

a(%rip),%eax movl movl b(%rip),%ebx testl %eax, %eax jne .L2 \$0, b(%rip) movl ret .L2: %ebx, b(%rip) movl %eax, %eax xorl ret

- Read a (1) into eax
- Read **b** (**0**) into **ebx**
- Store 42 into b
- Store ebx (0) into b

```
int a = 1;
int b = 0;
```

# Thread 1

a(%rip),%eax movl movl b(%rip),%ebx testl %eax, %eax jne .L2 \$0, b(%rip) movl ret .L2: movl %ebx, b(%rip) %eax, %eax xorl ret

- Read a (1) into eax
- Read b (0) into ebx
- Store 42 into b
- Store ebx(0) into b
- Print b: 0 is printed

# The horror, the horror... a subtle compiler bug!



# Compiler testing: state of the art

Yang, Chen, Eide, Regehr - PLDI 2011



# Compiler testing: state of the art

Yang, Chen, Eide, Regehr - PLDI 2011



# Compiler testing: state of the art

Yang, Chen, Eide, Regehr - PLDI 2011



# Hunting concurrency compiler bugs?

# How to deal with non-determinism?

How to generate non-racy interesting programs?

How to capture all the behaviours of concurrent programs?

A compiler can optimise away behaviours: *how to test for correctness? limit case*: two compilers generate correct code with disjoint final states C/C++ compilers support separate compilation Functions can be called in arbitrary non-racy concurrent contexts

C/C++ compilers can only apply transformations sound with respect to an arbitrary non-racy concurrent context

Hunt concurrency compiler bugs

search for transformations of sequential code not sound in an arbitrary non-racy context



# Soundness of compiler optimisations in the C11/C++11 memory model



Wednesday 5 August 15

# Elimination of overwritten writes



Under which conditions is it correct to eliminate the first store?

A same-thread release-acquire pair is a pair of a release action followed by an acquire action in program order.

An action is a *release* if it is a possible source of a synchronisation *unlock mutex, release or seq\_cst atomic write* 

An action is an *acquire* if it is a possible target of a synchronisation lock mutex, acquire or seq\_cst atomic read

# Elimination of overwritten writes



It is safe to eliminate the first store if there are:

 no intervening accesses to **g** no intervening same-thread release-acquire pair

Shared memory

$$g = 0;$$
 atomic f1 = f2 = 0;

```
g = 1;
f1.store(1,RELEASE);
while(f2.load(ACQUIRE)==0);
g = 2;
```

### Shared memory

$$g = 0$$
; atomic f1 = f2 = 0;

Thread 1 candidate overwritten write
g = 1;
f1.store(1,RELEASE);
while(f2.load(ACQUIRE)==0);
g = 2;

### Shared memory

$$g = 0;$$
 atomic f1 = f2 = 0;

Thread 1 candidate overwritten write
g = 1;
f1.store(1,RELEASE); same-thread release-acquire pair
while(f2.load(ACQUIRE)==0);
g = 2;

### Shared memory

$$g = 0$$
; atomic f1 = f2 = 0;

### Thread 1

```
g = 1;
f1.store(1,RELEASE);
while(f2.load(ACQUIRE)==0);
g = 2;
```

### Thread 2

while(f1.load(ACQUIRE)==0);
printf("%d", g);
f2.store(1,RELEASE);

### Shared memory

$$g = 0;$$
 atomic f1 = f2 = 0;

### Thread 1

### Thread 2

### g = 1; f1.store(1,RELEASE); while(f1.load(ACQUIRE)==0); while(f2.load(ACQUIRE)==0); g = 2; while(f1.load(ACQUIRE)==0); f2.store(1,RELEASE);

# Thread 2 is non-racy

### Shared memory

$$g = 0;$$
 atomic f1 = f2 = 0;

# Thread 1 Thread 2 g = 1; f1.store(1,RELEASE); while(f1.load(ACQUIRE)==0); while(f2.load(ACQUIRE)==0); f2.store(1,RELEASE); g = 2;

# Thread 2 is non-racy The program should only print **1**



# Thread 2 is non-racy The program should only print **1**

If we perform overwritten write elimination it prints 0

### Shared memory

$$g = 0;$$
 atomic f1 = f2 = 0;

### Thread 1

### Thread 2

while(f1.load(ACQUIRE)==0);
printf("%d", g);
f2.store(1,RELEASE);

### Shared memory

$$g = 0;$$
 atomic f1 = f2 = 0;

Thread 1

### Thread 2

while(f1.load(ACQUIRE)==0);
printf("%d", g);
f2.store(1,RELEASE);

### Shared memory

$$g = 0;$$
 atomic f1 = f2 = 0;



If only a release (or acquire) is present, then all discriminating contexts *are racy*. It is sound to optimise the overwritten write.
## Eliminations: bestiary



Overwritten-Write Write-after-Write Read-after-Read Read-after-Write Write-after-Read

Reads which are not used (via data or control dependencies) to decide a write or synchronisation event are also eliminable (*irrelevant reads*).

#### Also correctness statements for

#### reorderings, merging, and introductions of events.



Overwritten-Write Write-after-Write Read-after-Read Read-after-Write Write-after-Read

Reads which are not used (via data or control dependencies) to decide a write or synchronisation event are also eliminable (*irrelevant reads*).

## From theory to the Cmmtest tool



Wednesday 5 August 15











```
const unsigned int g3 = 0UL;
long long g4 = 0x1;
int g6 = 6L;
volatile unsigned int g5 = 1UL;
void func_1(void){
     int *18 = \&g6;
     int 136 = 0 \times 5E9D070FL;
     unsigned int 1107 = 0xAA37C3ACL;
     q4 \&= q3;
     g5++;
     int *1102 = \&136;
     for (g6 = 4; g6 < (-3); g6 += 1);
     1102 = \&g6;
     *1102 = ((*18) && (1107 << 7)*(*1102));
}
```

Start with a randomly generated well-defined program

Init g3 0 Init g4 1 Init g5 1 Init g6 6

```
void func_1(void){
    int *18 = &g6;
    int 136 = 0 \times 5E9D070FL;
    unsigned int l107 = 0xAA37C3ACL;
    g4 &= g3;
    g5++;
    int *1102 = &136;
    for (g6 = 4; g6 < (-3); g6 += 1);
    1102 = \&g6;
    *1102 = ((*18) && (1107 << 7)*(*1102));
```

}











If we focus on the miscompiled initial example...





#### Cannot match some events — detect compiler bug



## Applications



## 1. Testing C compilers (GCC, Clang, ICC)

Some concurrency compiler bugs found in the latest version of GCC.

Store introductions performed by loop invariant motion or if-conversion optimisations.

*Remark*: these bugs break the Posix thread model too.

All promptly fixed.

#### 2. Checking compiler invariants

GCC internal invariant: never reorder with an atomic access

Baked this invariant into the tool and found a counterexample... ...not a bug, but fixed anyway

#### 3. Detecting unexpected behaviours



#### Correct or not?

#### 3. Detecting unexpected behaviours

uint16\_t g uint16\_t g for (; g==0; g--);  $\longrightarrow$  g=0;

If **g** is initialised with **0**, a load gets replaced by a store:

Load g 0 ? (Store g 0

The introduced store cannot be observed by a non-racy context. Still, arguable if a compiler should do this or not.

#### 3. Detecting unexpected behaviours

uint16\_t g uint16\_t g for (; g==0; g--);  $\longrightarrow$  g=0; If g is initialised with 0, a load gets replaced by a store: Load g 0  $\xrightarrow{?}$  (Store g 0

## False positives in Thread Sanitizer

# The formalisation of the C11 memory model enables compiler testing... what else?



# Proving the correctness of mappings for atomics

https://www.cl.cam.ac.uk/~pes20/cpp/cpp0xmappings.html

C/C++11 Operation	ARM implementation
Load Relaxed:	ldr
Load Consume:	ldr + preserve dependencies until next kill_dependency OR ldr; teq; beq; isb
	OR ldr; dmb
Load Acquire:	ldr; teq; beq; isb OR ldr; dmb
Load Seq Cst:	ldr; dmb
Store Relaxed:	str
Store Release:	dmb; str
Store Seq Cst:	dmb; str; dmb
Cmpxchg Relaxed (32 bit):	_loop: ldrex roldval, [rptr]; mov rres, 0; teq roldval, rold; strexeq rres, rnewval, [rptr]; teq rres, 0; bne _loop
Cmpxchg Acquire (32 bit):	_loop: ldrex roldval, [rptr]; mov rres, 0; teq roldval, rold; strexeq rres, rnewval, [rptr]; teq rres, 0; bne _loop; isb
Cmpxchg Release (32 bit):	dmb; _loop: ldrex roldval, [rptr]; mov rres, 0; teq roldval, rold; strexeq rres, rnewval, [rptr]; teq rres, 0; bne _loop;
Cmpxchg AcqRel (32 bit):	dmb; _loop: ldrex roldval, [rptr]; mov rres, 0; teq roldval, rold; strexeq rres, rnewval, [rptr]; teq rres, 0; bne _loop; isb
Cmpxchg SeqCst (32 bit):	dmb; _loop: ldrex roldval, [rptr]; mov rres, 0; teq roldval, rold; strexeq rres, rnewval, [rptr]; teq rres, 0; bne _loop; dmb
Acquire Fence:	dmb
Release Fence:	dmb
AcqRel Fence:	dmb
SeqCst Fence:	dmb

# Inform new optimisations e.g. the work by Robin Morisset on the Arm LLVM backend

while (flag.load(acquire))
{}

.loop ldr r0, [r1] dmb ish

bnz .loop

```
.loop
ldr r0, [r1]
bnz .loop
dmb ish
```



#### Take-up in Industrial Concurrency Community?

handled the real behaviour - found some bugs - published some papers

- Fixed up ISO C/C++11 Standard standard text and our maths in sync
- Fixed and verified C/C++11 to POWER compilation scheme compilers have to agree on this
- Clarified POWER and ARM architectural intent
   ongoing dialogues with the architects
- Found concurrency bugs in gcc, proposing optimisation schemes ongoing dialogue with gcc developers



The memory models of modern hardware are better understood

Programming languages attempt to specify and implement reasonable memory models.

Researchers and programmers are now interested in these problems.



The memory models of modern hardware are better understood

## Still, many open problems...



Wednesday 5 August 15



The memory models of modern hardware are better understood

## Still, many research opportunities!



Wednesday 5 August 15



#### Thank you! Questions?